


STBP110

Overvoltage protection device

Preliminary data

Features

- Input overvoltage protection up to 28 V
- Integrated high voltage N-channel MOSFET switch Low $R_{DS(on)}$ of 170 m Ω
- Integrated charge pump
- Maximum continuous current of 1.2 A
- Thermal shutdown
- Soft-start feature to control the inrush current
- Enable input (EN)
- Fault indication output (FLT)
- IN input ESD withstand voltage up to ±15 kV (air discharge), up to ±8 kV (contact discharge) in a typical application circuit with 1 µF input capacitor (±2 kV HBM for standalone device)
- Certain overvoltage options compliant with the China Communications Standard YD/T 1591-2006 (overvoltage protection only)
- Small, RoHS compliant 2 x 2 x 0.75 mm TDFN 8-lead package with thermal pad



Applications

- Smart phones
- Digital cameras
- PDA and palmtop devices
- MP3 players
- Low-power handheld devices

Contents STBP110

Contents

| 1 | Desc | cription |
|----|-------|--------------------------------------|
| 2 | Pin o | description |
| | 2.1 | Input (IN) |
| | 2.2 | Output (OUT) |
| | 2.3 | Fault indication output (FLT) |
| | 2.4 | Enable input (EN) |
| | 2.5 | No Connect (NC) |
| | 2.6 | Ground (GND) |
| 3 | Ope | ration |
| | 3.1 | Power-up 10 |
| | 3.2 | Normal operation |
| | 3.3 | Undervoltage lockout (UVLO)10 |
| | 3.4 | Overvoltage lockout (OVLO) |
| | 3.5 | Thermal shutdown |
| 4 | Timi | ng diagrams |
| 5 | Турі | cal operating characteristics14 |
| 6 | Maxi | imum rating |
| 7 | DC a | and AC parameters |
| 8 | App | lication information |
| | 8.1 | Calculating the power dissipation |
| | 8.2 | Calculating the junction temperature |
| | 8.3 | PCB layout recommendations |
| 9 | Pack | kage mechanical data |
| 10 | Таре | e and reel information |
| | | |

| STBP110 | Со | ntents |
|---------|-----------------------------|--------|
| 11 | Part numbering | 25 |
| 12 | Package marking information | 26 |
| 13 | Revision history | 27 |

List of tables STBP110

List of tables

| Table 1. | Pin description and signal names | 8 |
|-----------|---|----|
| Table 2. | Absolute maximum ratings | 15 |
| Table 3. | Thermal data | 15 |
| Table 4. | Operating and AC measurement conditions | 16 |
| Table 5. | DC and AC characteristics | 16 |
| Table 6. | Package mechanical dimensions for TDFN 8-lead (2 x 2 x 0.75 mm) | 21 |
| Table 7. | Carrier tape dimensions | 22 |
| Table 8. | Further tape and reel information | 22 |
| Table 9. | Reel dimensions | 23 |
| Table 10. | Ordering information scheme | 25 |
| Table 11. | Marking description | 26 |
| Tahla 12 | Document revision history | |



STBP110 List of figures

List of figures

| Figure 1. | Logic diagram | . 6 |
|------------|--|-----|
| Figure 2. | Pinout | . 6 |
| Figure 3. | Block diagram | . 9 |
| Figure 4. | Typical application circuit | . 9 |
| Figure 5. | Power-up | 12 |
| Figure 6. | Overvoltage protection | 12 |
| Figure 7. | Disable (EN = high) | |
| Figure 8. | Recovery from OVP | 13 |
| Figure 9. | Maximum MOSFET current at T _A = 85 °C for various PCB thermal performance | |
| | and T _J = 125 °C | 14 |
| Figure 10. | Package mechanical drawing for TDFN 8-lead (2 x 2 x 0.75 mm) | 20 |
| Figure 11. | Tape and reel | 22 |
| Figure 12. | Reel dimensions | 23 |
| Figure 13. | Tape trailer/leader | 23 |
| Figure 14. | Pin 1 orientation | 24 |

Description STBP110

1 Description

The STBP110 device provides overvoltage protection for input voltage up to +28 V. Its low $R_{DS(on)}$ N-channel MOSFET switch protects the systems connected to the OUT pin against failures of the DC power supplies in accordance with the China MII Communications Standard YD/T 1591-2006.

In the event of an input overvoltage condition, the device immediately disconnects the DC power supply by turning off an internal low $R_{DS(on)}$ N-channel MOSFET to prevent damage to protected components.

In addition, the device also monitors its own junction temperature and switches off the internal MOSFET if the junction temperature exceeds the specified limit.

The device can be controlled by the microcontroller and can also provide status information about fault conditions.

The STBP110 is offered in a small, RoHS-compliant 8-lead TDFN (2 mm x 2 mm) package.







Figure 2. Pinout



1. Exposed thermal pad may be tied to GND.

STBP110 Pin description

2 Pin description

2.1 Input (IN)

Input voltage (IN) pin. The IN pin is connected to the DC power supply. An external low ESR ceramic capacitor of minimum value 1 μ F must be connected between IN and GND. This capacitor serves for decoupling and also protects the IC against fast voltage spikes and ESD events. This capacitor should be located as close to the IN pins as possible.

2.2 Output (OUT)

Output voltage (OUT) pin. The OUT pin is connected to the input through a low R_{DS(on)} N-channel MOSFET switch.

If no fault is detected and the STBP110 is enabled by the $\overline{\text{EN}}$ input, this switch is turned on and the output voltage follows the input voltage.

The output is disconnected from the input when the input voltage is under the UVLO threshold or above the OVLO threshold, when the chip temperature is above the thermal shutdown threshold or when the chip is disabled by the $\overline{\text{EN}}$ input.

After the input voltage or junction temperature returns to the specified range, there is a recovery delay, t_{rec} , and the power output is then connected to the input (see *Figure 8*).

The switch turn-on time is intentionally prolonged to limit the inrush current and voltage drop caused, for example, by charging output capacitors (soft-start feature).

2.3 Fault indication output (FLT)

The active low, open-drain fault indication output provides information on the STBP110 state to the application controller. The FLT is asserted (i.e. driven low) if the STBP110 is in the overvoltage condition or thermal shutdown mode is active.

As the \overline{FLT} output is of the open-drain type, it may be pulled up by an external resistor R_{PU} to the controller supply voltage (see *Figure 4*). If there is no need to use this output, it may be left disconnected. The suitable R_{PU} resistor value is in the range of 10 k Ω to 1 M Ω .

To improve safety and to prevent damage to application circuits in the event of extreme voltage or current conditions, an optional protective resistor R_{FLT} can be connected between the \overline{FLT} output and the controller input (see *Figure 4*). The suitable R_{FLT} resistor value is in the range of 10 k Ω to 100 k Ω .

The FLT output is in Hi-Z (high impedance) state when the device is disabled by EN input or when the input voltage is lower than the UVLO threshold.

2.4 Enable input (EN)

This active low logical input can be used to enable or disable the device. When the $\overline{\text{EN}}$ input is driven high, the STBP110 is in shutdown mode and the power output is disconnected from the input (see *Figure 8*). When the $\overline{\text{EN}}$ input is driven low and all operating conditions are within specified limits, the power output is connected to the input.

477

Doc ID 018687 Rev 2 7/28

Pin description STBP110

The $\overline{\text{EN}}$ input is equipped with an internal pull-down resistor of 250 k Ω (typical value). If there is no need to use this input, it may be left floating or, preferably, connected to GND.

For V_{IN} lower than 2 V (max.), the pull-down resistor is internally disconnected to lower the $\overline{\text{EN}}$ pin input current in case the external AC adapter is not connected, the application is running from internal battery and the STBP110 device is disabled.

To improve safety and to prevent damage to application circuits in the event of extreme voltage or current conditions, an optional protective resistor R_{EN} can be connected between the \overline{EN} input and the controller output (see Figure~4). The protective resistor forms a voltage divider with the internal pull-down resistor, which limits the maximum possible R_{EN} value with respect to the $V_{IH(\overline{EN})}$ threshold of \overline{EN} input and the controller's output voltage for logic high, V_{OH} . For worst-case, the highest protective resistor value is $R_{ENmax}=R_{PD(\overline{EN})min}~x~(V_{OH}~/~V_{IH(\overline{EN})}~-~1)$, where $R_{PD(\overline{EN})min}$ is 100 k Ω and $V_{IH(\overline{EN})}$ is 1.2 V. For most cases, an R_{EN} value of 10 k Ω to 100 k Ω is fine.

The $\overline{\text{FLT}}$ output is in Hi-Z state when the device is disabled by $\overline{\text{EN}}$ input.

2.5 No Connect (NC)

Pin 3, 6, and 7 are No Connect (NC). They may be left floating or connected to GND.

2.6 Ground (GND)

Ground terminal. All voltages are referenced to GND. The exposed thermal pad is internally connected to GND.

Table 1. Pin description and signal names

| Pin | Name | Туре | Function | |
|---------|------|----------------------------|--|--|
| 1 | IN | Input/supply Input voltage | | |
| 2 | GND | Supply | Ground | |
| 3, 6, 7 | NC | - | Not connected | |
| 4 | FLT | Output | Fault indication output (open-drain) | |
| 5 | EN | Input | Enable input (pull-down resistor to GND) | |
| 8 | OUT | Output | Output voltage | |

STBP110 Pin description

Figure 3. Block diagram





Figure 4. Typical application circuit



- Optional resistors R_{EN} and R_{FLT} prevent damage to the controller under extreme voltage or current conditions and are not required. Low ESR ceramic capacitor C1 is necessary to ensure proper function of the STBP110. Capacitor C2 is not necessary for STBP110 but may be required by the charger IC.
- 2. The STBP110 MOSFET switch topology allows the current to flow also in a reverse direction, i.e. from OUT to IN, which can be useful for powering external peripherals from the system connector. If the reverse current (supply current) is undesirable, it may be prevented by connecting an external Schottky diode in series with the OUT pin. The voltage drop between IN and charger is then increased by the voltage drop across the diode.

Doc ID 018687 Rev 2 9/28

Operation STBP110

3 Operation

The STBP110 provides overvoltage protection for positive input voltage up to 28 V using a built-in low R_{DS(on)} N-channel MOSFET switch.

3.1 Power-up

At power-up, with $\overline{\text{EN}}$ = low, the MOSFET switch is turned on after the startup delay, t_{on} , after the input voltage exceeds the UVLO threshold to ensure the input voltage is stabilized (see *Figure 5*).

3.2 Normal operation

The device continuously monitors the input voltage and its own internal temperature so the output voltage is kept within the specified range. The internal MOSFET switch is turned on and the $\overline{\text{FLT}}$ output is deasserted.

The STBP110 enters normal operation state if the input voltage returns to the interval between V_{UVLO} and V_{OVLO} - $V_{HYS(OVLO)}$ and the junction temperature falls below T_{OFF} - $T_{HYS(OFF)}$. The internal MOSFET is turned on after the t_{rec} delay to ensure that the conditions have stabilized and the \overline{FLT} output is deactivated.

Note:

The STBP110 MOSFET switch topology allows the current to flow also in a reverse direction, i.e. from OUT to IN, which can be useful for powering external peripherals from the system connector (see the supply current in Figure 4). At first, the current flows through the MOSFET body diode. If the voltage that appears on the IN terminal is above the UVLO threshold, the MOSFET is (after the startup delay) turned on so the voltage drop across STBP110 is significantly reduced.

If the reverse current is undesirable, it may be prevented by connecting an external, properly rated low drop Schottky diode in series with the OUT pin. The voltage drop between IN and charger is increased by the voltage drop across the diode.

3.3 Undervoltage lockout (UVLO)

To ensure proper operation under any conditions, the STBP110 has an undervoltage lockout (UVLO) threshold. When the input voltage is rising, the output remains disconnected from input until V_{IN} voltage exceeds the V_{UVLO} threshold. This circuit is equipped with hysteresis, $V_{HYS(UVLO)}$, to improve noise immunity under transient conditions.

3.4 Overvoltage lockout (OVLO)

If the input voltage V_{IN} rises above the threshold level V_{OVLO} , the MOSFET switch is immediately turned off. At the same time, the fault indication output \overline{FLT} is activated (i.e. driven low), see *Figure 6*. This device is equipped with hysteresis, $V_{HYS(OVLO)}$, to improve noise immunity under transient conditions.

STBP110 Operation

3.5 Thermal shutdown

If the STBP110 internal junction temperature exceeds the $T_{\mbox{OFF}}$ threshold, the internal MOSFET switch is turned off and the fault indication output $\overline{\text{FLT}}$ is driven low.


To improve thermal stability, this circuit has a 20 $^{\circ}$ C hysteresis, $T_{HYS(OFF)}$.

Due to the internal reverse diode, the thermal shutdown is not functional for the reverse current.

Timing diagrams STBP110


4 Timing diagrams

Figure 5. Power-up⁽¹⁾




1. EN input is low.

Figure 6. Overvoltage protection⁽¹⁾



1. EN input is low.


Figure 7. Disable $(\overline{EN} = high)^{(1)}$



1. $\overline{\text{FLT}}$ output is in Hi-Z state when $\overline{\text{EN}}$ driven high.

STBP110 Timing diagrams


Figure 8. Recovery from OVP⁽¹⁾



1. $\overline{\mathsf{EN}}$ input is low.

5 Typical operating characteristics

Figure 9. Maximum MOSFET current at T_A = 85 °C for various PCB thermal performance and T_J = 125 °C



STBP110 Maximum rating

6 Maximum rating

Stressing the device above the rating listed in *Table 2* may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in *Section 3* of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronicsTM SURE Program and other relevant documents.

Table 2. Absolute maximum ratings

| Symbol | Parameter | Value | Unit |
|---------------------------------|--|----------------------------|------|
| T _{STG} | Storage temperature (V _{IN} off) | -55 to 150 | °C |
| T _{SLD} ⁽¹⁾ | Lead solder temperature for 10 seconds | 260 | °C |
| T _J | Operating junction temperature range (internally limited to T _{OFF}) | -40 to 150 | °C |
| V _{IN} | IN pin input voltage | -0.3 to 30 | V |
| V _{OUT} | OUT pin input/output voltage | -0.3 to 12 | V |
| V_{IO} | Input/output voltage (other pins) | -0.3 to 7 | ٧ |
| I _{LOAD} | Load current (IN to OUT) | 1200 | mA |
| I _{REVERSE} | Reverse diode current (OUT to IN) | 500 | mA |
| I _{SINK(FLT)} | FLT pin sink current | 15 | mA |
| | ESD withstand voltage (IEC 61000-4-2, IN pin only) ⁽²⁾ | ±15 (air), ±8 (contact) | kV |
| V _{ESD} | Human body model (HBM), model = 2 ⁽³⁾ | 2000 | V |
| | Machine model (MM), model = B ⁽⁴⁾ | 200 | V |

^{1.} Reflow at peak temperature of 260 $^{\circ}\text{C}$. The time above 255 $^{\circ}\text{C}$ must not exceed 30 seconds.

Table 3. Thermal data

| Symbol | Parameter | Value | Unit |
|-------------------|--|-------------------|------|
| R _{thJA} | Thermal resistance (junction-to-ambient) | 59 ⁽¹⁾ | °C/W |
| R _{thJC} | Thermal resistance (junction-to-case) | 5.9 | °C/W |

The package was mounted on a 4-layer JEDEC test board with 2 thermal vias connecting from the thermal land to the first buried plane. The 4-layer PCB (2S2P) was constructed based on JESD 51-7 specifications and vias based on JESD 51-5.

^{2.} System-level value (see typical application circuit, C1 \geq 1 μF low ESR ceramic capacitor).

Human body model, 100 pF discharged through a 1.5 kΩ resistor according with the JESD22/A114 specification.

^{4.} Machine model, 200 pF discharged through all pins according with the JESD22/A115 specification.

7 DC and AC parameters

This section summarizes the operating measurement conditions, and the DC and AC characteristics of the device. The parameters in *Table 5* are derived from tests performed under the measurement conditions summarized in *Table 4*. Designers should check that the operating conditions in their circuit match the operating conditions when relying on the quoted parameters.

Table 4. Operating and AC measurement conditions

| Parameter | Value | Unit |
|--|------------|------|
| Input voltage (V _{IN}) | 5 | V |
| Ambient operating temperature (T _A) | -40 to 85 | °C |
| Junction operating temperature (T _J) | -40 to 125 | °C |
| Logical input rise and fall times | 5 | ns |

Table 5. DC and AC characteristics

| Symbol | Description | Test condition ⁽¹⁾ | Min. | Тур. | Max. | Unit |
|------------------------|--|---|-------------------|--------------------|-------------------|------|
| V _{IN} | Input voltage range | | V_{UVLO} | | 28 | ٧ |
| V _{UVLO} | Input undervoltage lockout threshold (V _{IN} rising) | Option T Option U Option V | 2.5 2.8 3.1 | 2.7 3.0 3.25 | 2.9 3.2 3.4 | V |
| V _{HYS(UVLO)} | Undervoltage lockout hysteresis ⁽²⁾ | | | 100 | | mV |
| | | V _{IN} raises OVLO threshold, option A | 5.25 | 5.375 | 5.50 | |
| | | V _{IN} raises OVLO threshold, option B | 5.30 | 5.50 | 5.70 | |
| | Overvoltage lockout threshold | V _{IN} raises OVLO threshold, option C | 5.71 | 5.90 | 6.10 | V |
| V _{OVLO} | | V _{IN} raises OVLO threshold, option D | 5.70 | 6.02 | 6.40 | |
| | | V _{IN} raises OVLO threshold, option E | 6.20 | 6.40 | 6.60 | |
| | | V _{IN} raises OVLO threshold, option F | 6.60 | 6.80 | 7.00 | |
| | | V _{IN} raises OVLO threshold, option G | 7.00 | 7.20 | 7.40 | |
| V _{HYS(OVLO)} | Input overvoltage hysteresis | | 30 | 60 | 90 | mV |
| R _{DS(on)} | IN to OUT resistance | $V_{\overline{EN}} = 0 \text{ V}, V_{IN} = 5 \text{ V}, I_{LOAD} = 0.5 \text{ A}$ | | 170 | 280 | mΩ |
| I _{CC} | Operating current | $V_{\overline{EN}} = 0 \text{ V}, I_{LOAD} = 0 \text{ A}$ | | 140 | 210 | |
| I _{CC(STDBY)} | Standby current | $V_{\overline{\text{EN}}} = 5 \text{ V}, I_{\text{LOAD}} = 0 \text{ A}$ | | 80 | 120 | μΑ |
| V _{OL(FLT)} | FLT output low level voltage | $V_{IN} > V_{OVLO}, I_{SINK(\overline{FLT})} = 5 \text{ mA}$ | | 350 | 800 | mV |
| I _{L(FLT)} | FLT output leakage current | V _{FLT} = 5 V | | | 1 | μΑ |
| V _{IL(EN)} | EN low level input voltage | | | | 0.4 | ٧ |

Table 5. DC and AC characteristics (continued)

| Symbol | Description | Test condition ⁽¹⁾ | Min. | Тур. | Max. | Unit |
|---------------------------------|---|--|------|------|------|------|
| V _{IH(EN)} | EN high level input voltage | | 1.2 | | | V |
| R _{PD(EN)} | EN internal pull-down resistor ⁽³⁾ | V _{IN} > 2 V | 100 | 250 | 400 | kΩ |
| | | Timing parameters | | | | |
| t _{on} | Startup delay ⁽⁴⁾ | Time measured from $V_{IN} > V_{UVLO}$ to $V_{OUT} = 0.3 \text{ V}$ (no load on the output) | | 8 | | ms |
| t _{off} ⁽⁵⁾ | Output turn-off time | Time measured from V _{IN} > V _{OVLO} to V _{OUT} \leq 0.3 V. V _{IN} increasing from 5.0 V to 8.0 V at 3.0 V/ μ s, R _{LOAD} = 5 Ω , C _{LOAD} = 0. | | | 1 | μs |
| t _{dis} (5) | Disable time | Time measured from V($\overline{\text{EN}}$) \geq 1.2 V to V _{OUT} < 0.3 V, R _{LOAD} = 5 Ω , C _{LOAD} = 0. | | 1 | 5 | |
| t _{rec} | Recovery delay from UVLO, OVLO, or thermal shutdown ⁽⁴⁾ | Time measured to V _{OUT} = 0.3 V (no load on the output) | | 8 | | ms |
| | | Thermal shutdown | | | | |
| T _{OFF} | Thermal shutdown threshold temperature | | | 140 | 150 | °C |
| T _{HYS(OFF)} | Thermal shutdown hysteresis | | | 20 | | °C |

^{1.} Test conditions described in *Table 4* (except where noted).

^{2.} Hysteresis of 60 mV typ. available upon request.

^{3.} Version without pull-down resistor or with permanently connected pull-down resistor available upon request.

^{4.} Delays of 16, 32, and 64 ms available upon request.

^{5.} Guaranteed by design. Not tested in production.

8 Application information

8.1 Calculating the power dissipation

The worst-case power dissipation of the STBP110 internal power MOSFET can be calculated using the following formula:

Equation 1

$$P_D = I_{LOAD}^2 x R_{DS(on)(max)}$$

where I_{LOAD} is the load current and $R_{DS(on)(max)}$ is the maximum value of MOSFET resistance.

Example 1

$$V_{IN} = 5 \text{ V}, R_{LOAD} = 5 \Omega, R_{DS(on)(max)} = 280 \text{ m}\Omega$$

$$I_{LOAD} = V_{IN} / (R_{DS(on)(max)} + R_{LOAD}) = 5 / (5 + 0.280) = 0.95 A$$

$$P_D = 0.95^2 \times 0.28 = 0.25 \text{ W}$$

The power dissipation of the reverse diode in powering accessories mode can be estimated as $P_D = (V_{OUT} - V_{IN}) \times I_{REVERSE} \approx 0.7 \times I_{REVERSE}$.

8.2 Calculating the junction temperature

The maximum junction temperature for given power dissipation, ambient temperature, and thermal resistance junction-to-ambient can be calculated as:

Equation 2

$$T_J = T_A + 1.15 x P_D x R_{thJA} = T_A + 1.15 x I_{LOAD}^2 x R_{DS(on)(max)} x R_{thJA}$$

where T_J is junction temperature, T_A is given ambient temperature, 1.15 is a derating factor, and R_{thJA} is a junction-to-ambient thermal resistance, depending on PCB design. The junction temperature may not exceed 125 °C (see *Table 4*) to stay within the specified range.

Maximum allowed MOSFET current for ambient temperature $T_A = 85$ °C and various R_{thJA} values are listed in *Figure 9*.

Example 2

For conditions listed in the previous example, with a well designed PCB (ensuring R_{thJA} = 59 °C/W) and T_A = 85 °C, the maximum junction temperature is:

Equation 3

$$T_J = 85 + 1.15 \times 0.25 \times 59 = 102 \,^{\circ}\text{C},$$

which is a safe value.

8.3 PCB layout recommendations

- Input capacitor C1 should be located as close as possible to the STBP110 device. It should be a low-ESR ceramic capacitor. Also the protective resistors R_{FLT} and R_{EN} (if used) should be located close to the STBP110 (see *Figure 4*).
- For good thermal performance, it is preferred to couple the STBP110 exposed thermal pads with the PCB ground plane. In most designs, this requires thermal vias between the copper pads on the PCB and the ground plane.

577

9 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.




Figure 10. Package mechanical drawing for TDFN 8-lead (2 x 2 x 0.75 mm)

Doc ID 018687 Rev 2 20/28

Table 6. Package mechanical dimensions for TDFN 8-lead (2 x 2 x 0.75 mm)⁽¹⁾

| | | | Dimer | sions | | |
|--------------------|------|------|-------|----------|-------|-------|
| Symbol | (mm) | | | (inches) | | |
| | Тур. | Min. | Max. | Тур. | Min. | Max. |
| А | 0.75 | 0.70 | 0.80 | 0.030 | 0.028 | 0.031 |
| A1 | 0.02 | 0.00 | 0.05 | 0.001 | 0.000 | 0.002 |
| A3 REF | 0.20 | _ | _ | 0.008 | _ | _ |
| b | 0.25 | 0.20 | 0.30 | 0.010 | 0.008 | 0.012 |
| D BSC | 2.00 | | - | 0.079 | _ | |
| D2 | 1.60 | 1.45 | 1.70 | 0.063 | 0.057 | 1.067 |
| E BSC | 2.00 | _ | _ | 0.079 | _ | _ |
| E2 | 0.90 | 0.75 | 1.00 | 0.035 | 0.030 | 0.039 |
| е | 0.50 | _ | _ | 0.020 | _ | _ |
| L | 0.30 | 0.25 | 0.35 | 0.012 | 0.010 | 0.014 |
| ddd ⁽²⁾ | _ | _ | 0.08 | _ | _ | 0.003 |
| N ⁽³⁾ | | 8 | | | 8 | |

^{1.} Controlling dimension: millimeters.

^{2.} Lead coplanarity should not exceed 0.08 mm.

^{3.} N is the total number of terminals.

10 Tape and reel information

Figure 11. Tape and reel




Table 7. Carrier tape dimensions

| Tape size | W | D | E | P0 | P2 | F |
|-----------|--------------------|-------------------|------------|-------------|-------------|-----------------|
| 8 | 8.00 +0.30 / -0.10 | 1.50 +0.10 / -0.0 | 1.75 ± 0.1 | 4.00 ± 0.10 | 2.00 ± 0.10 | 3.50 ± 0.05 |

Table 8. Further tape and reel information

| Package code | w | Α0 | В0 | K0 | P1 | Т | Bulk qty. | Reel diameter |
|----------------------|---|-----------------|-----------------|-------------|-------------|------------------|--------------|------------------|
| 2 x 2 mm TDFN 8-lead | 8 | 2.30 ± 0.05 | 2.30 ± 0.05 | 1.00 ± 0.05 | 4.00 ± 0.10 | 0.250 ± 0.05 | 3000 | 7 |

Figure 12. Reel dimensions






Table 9. Reel dimensions


| - | Tape size | A max. | B min. | С | D min. | N min. | G | T max. |
|---|-----------|--------------|--------|----------|--------|--------|-------------|--------|
| | 8 mm | 180 (7 inch) | 1.5 | 13 ± 0.2 | 20.2 | 60 | 8.4 +2 / -0 | 14.4 |





Doc ID 018687 Rev 2 23/28

Figure 14. Pin 1 orientation




- 1. Drawings are not to scale.
- 2. All dimensions are in mm. unless otherwise noted.

STBP110 Part numbering

Part numbering 11

Table 10. Ordering information scheme



F = ECOPACK® package, tape and reel

For other options, or for more information on any aspect of this device, please contact the Note: ST sales office nearest you.

Doc ID 018687 Rev 2

25/28

12 Package marking information

Table 11. Marking description

| Part number | Overvoltage threshold (V) | Undervoltage threshold (V) | Topside marking | |
|---------------|---------------------------|----------------------------|-----------------|--|
| STBP110ATxxxx | 5.375 | 2.70 | 11A | |
| STBP110BTxxxx | 5.50 | 2.70 | 11B | |
| STBP110CTxxxx | 5.85 | 2.70 | 11C | |
| STBP110DTxxxx | 6.02 | 2.70 | 11D | |
| STBP110ETxxxx | 6.40 | 2.70 | 11E | |
| STBP110FTxxxx | 6.80 | 2.70 | 11F | |
| STBP110GTxxxx | 7.20 | 2.70 | 11H | |
| STBP110AUxxxx | 5.375 | 3.00 | 11K | |
| STBP110BUxxxx | 5.50 | 3.00 | 11L | |
| STBP110CUxxxx | 5.85 | 3.00 | 11M | |
| STBP110DUxxxx | 6.02 | 3.00 | 11N | |
| STBP110EUxxxx | 6.40 | 3.00 | 11P | |
| STBP110FUxxxx | 6.80 | 3.00 | 11Q | |
| STBP110GUxxxx | 7.20 | 3.00 | 11R | |
| STBP110AVxxxx | 5.375 | 3.25 | 11T | |
| STBP110BVxxxx | 5.50 | 3.25 | 11U | |
| STBP110CVxxxx | 5.85 | 3.25 | 11V | |
| STBP110DVxxxx | 6.02 | 3.25 | 11W | |
| STBP110EVxxxx | 6.40 | 3.25 | 11X | |
| STBP110FVxxxx | 6.80 | 3.25 | 11Y | |
| STBP110GVxxxx | 7.20 | 3.25 | 11Z | |

STBP110 Revision history

13 Revision history

Table 12. Document revision history

| Date | Revision | Changes |
|-------------|----------|--------------------|
| 27-Apr-2011 | 1 | Initial release. |
| 04-May-2011 | 2 | Updated Figure 14. |

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2011 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

