

BLF8G10L-160; BLF8G10LS-160

Power LDMOS transistor

Rev. 3 — 16 February 2012

Product data sheet

1. Product profile

1.1 General description

160 W LDMOS power transistor for base station applications at frequencies from 920 MHz to 960 MHz.

Table 1. Typical performance

Typical RF performance at $T_{case} = 25\text{ °C}$ in a common source class-AB production test circuit.

Test signal	f (MHz)	I _{DQ} (mA)	V _{DS} (V)	P _{L(AV)} (W)	G _p (dB)	η _D (%)	ACPR (dBc)
2-carrier W-CDMA	920 to 960	1100	30	35	19.7	29	-38 [1]

[1] Test signal: 3GPP; test model 1; 64 DPCH; PAR = 7.5 dB at 0.01 % probability on CCDF per carrier.
Carrier spacing 5 MHz.

1.2 Features and benefits

- Excellent ruggedness
- High efficiency
- Low R_{th} providing excellent thermal stability
- Designed for broadband operation (920 MHz to 960 MHz)
- Lower output capacitance for improved performance in Doherty applications
- Designed for low memory effects providing excellent pre-distortability
- Internally matched for ease of use
- Integrated ESD protection
- Compliant to Directive 2002/95/EC, regarding Restriction of Hazardous Substances (RoHS)





1.3 Applications

- RF power amplifiers for W-CDMA base stations and multi carrier applications in the 920 MHz to 960 MHz frequency range



2. Pinning information

Table 2. Pinning

Pin	Description	Simplified outline	Graphic symbol
BLF8G10L-160 (SOT502A)			
1	drain		 sym112
2	gate		
3	source		
BLF8G10LS-160 (SOT502B)			
1	drain		 sym112
2	gate		
3	source		

[1] Connected to flange

3. Ordering information

Table 3. Ordering information

Type number	Package		
	Name	Description	Version
BLF8G10L-160	-	flanged LDMOST ceramic package; 2 mounting holes; 2 leads	SOT502A
BLF8G10LS-160	-	earless flanged LDMOST ceramic package; 2 leads	SOT502B

4. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DS}	drain-source voltage		-	65	V
V_{GS}	gate-source voltage		-0.5	+13	V
T_{stg}	storage temperature		-65	+150	°C
T_j	junction temperature		-	200	°C

5. Thermal characteristics

Table 5. Thermal characteristics

Symbol	Parameter	Conditions	Typ	Unit
$R_{th(j-c)}$	thermal resistance from junction to case	$T_{case} = 80\text{ °C}$; $P_L = 35\text{ W}$; $V_{DS} = 30\text{ V}$; $I_{DQ} = 1100\text{ mA}$	0.50	K/W

6. Characteristics

Table 6. Characteristics

$T_j = 25\text{ }^{\circ}\text{C}$ unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{(BR)DSS}$	drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 2.2\text{ mA}$	65	-	-	V
$V_{GS(th)}$	gate-source threshold voltage	$V_{DS} = 10\text{ V}; I_D = 220\text{ mA}$	1.5	2.0	2.3	V
I_{DSS}	drain leakage current	$V_{GS} = 0\text{ V}; V_{DS} = 28\text{ V}$	-	-	5	μA
I_{DSX}	drain cut-off current	$V_{GS} = V_{GS(th)} + 3.75\text{ V};$ $V_{DS} = 10\text{ V}$	-	37.0	-	A
I_{GSS}	gate leakage current	$V_{GS} = 11\text{ V}; V_{DS} = 0\text{ V}$	-	-	0.5	μA
g_{fs}	forward transconductance	$V_{DS} = 10\text{ V}; I_D = 7.7\text{ A}$	-	14.6	-	S
$R_{DS(on)}$	drain-source on-state resistance	$V_{GS} = V_{GS(th)} + 3.75\text{ V};$ $I_D = 7.7\text{ A}$	-	86	-	$\text{m}\Omega$

7. Test information

Table 7. Functional test information

Test signal: 2-carrier W-CDMA; PAR = 7.5 dB at 0.01 % probability on the CCDF;
3GPP test model 1; 64 DPCH; $f_1 = 920\text{ MHz}$; $f_2 = 925\text{ MHz}$; $f_3 = 955\text{ MHz}$; $f_4 = 960\text{ MHz}$;
RF performance at $V_{DS} = 30\text{ V}$; $I_{Dq} = 1100\text{ mA}$; $T_{case} = 25\text{ }^{\circ}\text{C}$; unless otherwise specified; in a
class-AB production test circuit.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
G_p	power gain	$P_{L(AV)} = 35\text{ W}$	19	19.7	-	dB
RL_{in}	input return loss	$P_{L(AV)} = 35\text{ W}$	-	-15	-10	dB
η_D	drain efficiency	$P_{L(AV)} = 35\text{ W}$	27	29	-	%
ACPR	adjacent channel power ratio	$P_{L(AV)} = 35\text{ W}$	-	-38	-34	dBc

7.1 Ruggedness in class-AB operation

The BLF8G10L-160 and BLF8G10LS-160 are capable of withstanding a load mismatch corresponding to VSWR = 10 : 1 through all phases under the following conditions:

$V_{DS} = 30\text{ V}$; $I_{Dq} = 1100\text{ mA}$; $P_L = 130\text{ W}$ (CW); $f = 920\text{ MHz}$ to 960 MHz .

7.2 Impedance information

Table 8. Typical impedance information

$I_{DQ} = 1100$ mA; main transistor $V_{DS} = 30$ V.

Z_S and Z_L defined in [Figure 1](#).

f (MHz)	Z_S (Ω)	Z_L (Ω)
925	4.0 – j3.8	1.7 – j2.5
942	4.4 – j4.2	1.5 – j2.2
960	4.6 – j4.1	1.4 – j2.3





Fig 1. Definition of transistor impedance


7.3 CW pulse



$V_{DS} = 30$ V; $I_{DQ} = 1100$ mA.

- (1) $f = 920$ MHz
- (2) $f = 940$ MHz
- (3) $f = 960$ MHz


Fig 2. Power gain and drain efficiency as function of output power; typical values



$V_{DS} = 30$ V; $I_{DQ} = 1100$ mA.

- (1) $f = 920$ MHz
- (2) $f = 940$ MHz
- (3) $f = 960$ MHz

Fig 3. Power gain and drain efficiency as function of output power; typical values




$V_{DS} = 30\text{ V}$; $I_{DQ} = 1100\text{ mA}$.

- (1) $f = 920\text{ MHz}$
- (2) $f = 940\text{ MHz}$
- (3) $f = 960\text{ MHz}$

Fig 4. Input return loss as a function of output power; typical values


7.4 2-Carrier W-CDMA



$V_{DS} = 30\text{ V}$; $I_{DQ} = 1100\text{ mA}$.

- (1) $f = 920\text{ MHz}$
- (2) $f = 940\text{ MHz}$
- (3) $f = 960\text{ MHz}$


Fig 5. Power gain and drain efficiency as a function of output power; typical values



$V_{DS} = 30\text{ V}$; $I_{DQ} = 1100\text{ mA}$.

- (1) $f = 920\text{ MHz}$
- (2) $f = 940\text{ MHz}$
- (3) $f = 960\text{ MHz}$


Fig 6. Power gain and drain efficiency as a function of output power; typical values



$V_{DS} = 30\text{ V}$; $I_{DQ} = 1100\text{ mA}$.

- (1) $f = 920\text{ MHz}$
- (2) $f = 940\text{ MHz}$
- (3) $f = 960\text{ MHz}$


Fig 7. Input return loss as a function of output power; typical values



$V_{DS} = 30\text{ V}$; $I_{DQ} = 1100\text{ mA}$.

- (1) $f = 920\text{ MHz}$
- (2) $f = 940\text{ MHz}$
- (3) $f = 960\text{ MHz}$

Fig 8. Adjacent channel power ratio (5 MHz and 10 MHz) as function of output power; typical values




$V_{DS} = 30\text{ V}$; $I_{DQ} = 1100\text{ mA}$.

- (1) $f = 920\text{ MHz}$
- (2) $f = 940\text{ MHz}$
- (3) $f = 960\text{ MHz}$

Fig 9. Peak-to-average ratio as a function of output power; typical values

7.5 Circuit



Printed-Circuit Board (PCB): Rogers RO4350; $\epsilon_r = 3.5$ F/m; thickness = 0.762 mm; thickness copper plating = 35 μm .

The vias can be used as a reference to place components.

The above layout shows the test circuit used to measure the devices in production. A more appropriate application demonstration for specific customer needs can be provided.

See [Table 9](#) for list of components.

Fig 10. Component layout

Table 9. List of components


See [Figure 10](#) for component layout.

Component	Description	Value	Remarks
C1, C2, C3, C4, C5, C6	multilayer ceramic chip capacitor	82 pF	ATC 800B
C7, C9, C12, C14	multilayer ceramic chip capacitor	10 μF	Murata
C8, C10, C11, C13	multilayer ceramic chip capacitor	1 μF	Murata
C15, C16	electrolytic capacitor	470 μF ; 63 V	

8. Package outline

Flanged LDMOST ceramic package; 2 mounting holes; 2 leads

SOT502A



DIMENSIONS (millimetre dimensions are derived from the original inch dimensions)

UNIT	A	b	c	D	D ₁	E	E ₁	F	H	L	p	Q	q	U ₁	U ₂	w ₁	w ₂
mm	4.72 3.43	12.83 12.57	0.15 0.08	20.02 19.61	19.96 19.66	9.50 9.30	9.53 9.25	1.14 0.89	19.94 18.92	5.33 4.32	3.38 3.12	1.70 1.45	27.94	34.16 33.91	9.91 9.65	0.25	0.51
inches	0.186 0.135	0.505 0.495	0.006 0.003	0.788 0.772	0.786 0.774	0.374 0.366	0.375 0.364	0.045 0.035	0.785 0.745	0.210 0.170	0.133 0.123	0.067 0.057	1.100	1.345 1.335	0.390 0.380	0.01	0.02



OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT502A						99-12-28 03-01-10

Fig 11. Package outline SOT502A

Earless flanged LDMOST ceramic package; 2 leads

SOT502B



DIMENSIONS (millimetre dimensions are derived from the original inch dimensions)

UNIT	A	b	c	D	D ₁	E	E ₁	F	H	L	Q	U ₁	U ₂	w ₂
mm	4.72 3.43	12.83 12.57	0.15 0.08	20.02 19.61	19.96 19.66	9.50 9.30	9.53 9.25	1.14 0.89	19.94 18.92	5.33 4.32	1.70 1.45	20.70 20.45	9.91 9.65	0.25
inches	0.186 0.135	0.505 0.495	0.006 0.003	0.788 0.772	0.786 0.774	0.374 0.366	0.375 0.364	0.045 0.035	0.785 0.745	0.210 0.170	0.067 0.057	0.815 0.805	0.390 0.380	0.010

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT502B						03-01-10 07-05-09

Fig 12. Package outline SOT502B

9. Abbreviations

Table 10. Abbreviations

Acronym	Description
3GPP	Third Generation Partnership Project
CCDF	Complementary Cumulative Distribution Function
CW	Continuous Wave
DPCH	Dedicated Physical CHannel
ESD	ElectroStatic Discharge
LDMOS	Laterally Diffused Metal Oxide Semiconductor
LDMOST	Laterally Diffused Metal Oxide Semiconductor Transistor
PAR	Peak-to-Average power Ratio
RF	Radio Frequency
VSWR	Voltage Standing Wave Ratio
W-CDMA	Wideband Code Division Multiple Access

10. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
BLF8G10L-160_8G10LS-160 v.3	20120216	Product data sheet		BLF8G10L-160_8G10LS-160 v.2
Modifications:	<ul style="list-style-type: none"> The status of this data sheet has been changed to Product data sheet Table 6 on page 3: I_D value changed to 2.2 mA at conditions of $V_{(BR)DSS}$ Table 8 on page 4: values rounded off to one decimal place 			
BLF8G10L-160_8G10LS-160 v.2	20111121	Preliminary data sheet		BLF8G10L-160_8G10LS-160 v.1
BLF8G10L-160_8G10LS-160 v.1	20110519	Objective data sheet	-	-

11. Legal information

11.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

11.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

11.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

11.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

12. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

13. Contents

1	Product profile	1
1.1	General description	1
1.2	Features and benefits	1
1.3	Applications	1
2	Pinning information	2
3	Ordering information	2
4	Limiting values	2
5	Thermal characteristics	2
6	Characteristics	3
7	Test information	3
7.1	Ruggedness in class-AB operation	3
7.2	Impedance information	4
7.3	CW pulse	4
7.4	2-Carrier W-CDMA	5
7.5	Circuit	7
8	Package outline	8
9	Abbreviations	10
10	Revision history	10
11	Legal information	11
11.1	Data sheet status	11
11.2	Definitions	11
11.3	Disclaimers	11
11.4	Trademarks	12
12	Contact information	12
13	Contents	13

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2012.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 16 February 2012

Document identifier: BLF8G10L-160_8G10LS-160