# **BUK725R0-40C**

# N-channel TrenchMOS standard level FET

Rev. 01 — 23 March 2009

**Product data sheet** 

### 1. Product profile

#### 1.1 General description

Standard level gate drive N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using advanced TrenchMOS technology. This product has been designed and qualified to the appropriate AEC standard for use in high performance automotive applications.

#### 1.2 Features and benefits

- AEC Q101 compliant
- Avalanche robust

- Suitable for standard level gate drive
- Suitable for thermally demanding environment up to 175°C rating

#### 1.3 Applications

- 12V Motor, lamp and solenoid loads
- High performance automotive power systems
- High performance Pulse Width Modulation (PWM) applications

#### 1.4 Quick reference data

Table 1. Quick reference

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
$V_{DS}$	drain-source voltage	T <sub>j</sub> ≥ 25 °C; T <sub>j</sub> ≤ 175 °C		-	-	40	V
I <sub>D</sub>	drain current	V <sub>GS</sub> = 10 V; T <sub>mb</sub> = 25 °C; see <u>Figure 1</u> ; see <u>Figure 3</u> ;	[1]	-	-	75	Α
P <sub>tot</sub>	total power dissipation	T <sub>mb</sub> = 25 °C; see <u>Figure 2</u>		-	-	157	W
Avalanci	ne ruggedness						
E <sub>DS(AL)S</sub>	non-repetitive drain-source avalanche energy	$I_D$ = 75 A; $V_{sup} \le 40$ V; $R_{GS}$ = 50 $\Omega$ ; $V_{GS}$ = 10 V; $T_{j(init)}$ = 25 °C; unclamped		-	-	240	mJ
Dynamic	characteristics						
$Q_{GD}$	gate-drain charge	$V_{GS} = 10 \text{ V}; I_D = 25 \text{ A}; V_{DS} = 32 \text{ V}; T_j = 25 ^{\circ}\text{C};$ see Figure 15		-	27	-	nC
Static ch	aracteristics						
R <sub>DSon</sub>	drain-source on-state resistance	$V_{GS} = 10 \text{ V}; I_D = 25 \text{ A}; T_j = 25 \text{ °C};$ see Figure 12; see Figure 13		-	4.1	5	mΩ

[1] Current is limited by package.



## 2. Pinning information

Table 2. Pinning information

Pin	Symbol	Description	Simplified outline	Graphic symbol
1	G	gate		_
2	D	drain	mb	D
3	S	source		$G \longrightarrow \overline{A}$
mb	D mounting base; con drain	mounting base; connected to drain	1 3	mbb076 S
			SOT428 (SC-63; DPAK)	

## 3. Ordering information

Table 3. Ordering information

Type number	per Package						
	Name	Description	Version				
BUK725R0-40C	SC-63; DPAK	plastic single-ended surface-mounted package (DPAK); 3 leads (one lead cropped)	SOT428				

3 of 13

## 4. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions		Min	Max	Unit
$V_{DS}$	drain-source voltage	T <sub>j</sub> ≥ 25 °C; T <sub>j</sub> ≤ 175 °C		-	40	V
$V_{DGR}$	drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$		-	40	V
$V_{GS}$	gate-source voltage			-20	20	V
I <sub>D</sub>	drain current	$T_{mb}$ = 25 °C; $V_{GS}$ = 10 V; see <u>Figure 1</u> ; see <u>Figure 3</u> ;	[1]	-	75	Α
		T <sub>mb</sub> = 100 °C; V <sub>GS</sub> = 10 V; see <u>Figure 1</u>	[1]	-	75	Α
I <sub>DM</sub>	peak drain current	$T_{mb}$ = 25 °C; $t_p \le 10 \mu s$ ; pulsed; see Figure 3		-	490	Α
P <sub>tot</sub>	total power dissipation	T <sub>mb</sub> = 25 °C; see <u>Figure 2</u>		-	157	W
T <sub>stg</sub>	storage temperature			-55	175	°C
Tj	junction temperature			-55	175	°C
Source-dr	ain diode					
Is	source current	T <sub>mb</sub> = 25 °C;	[2]	-	75	Α
I <sub>SM</sub>	peak source current	$t_p \le 10 \ \mu s$ ; pulsed; $T_{mb} = 25 \ ^{\circ}C$		-	490	Α
Avalanche	ruggedness					
E <sub>DS(AL)S</sub>	non-repetitive drain-source avalanche energy	$I_D$ = 75 A; $V_{sup} \le 40$ V; $R_{GS}$ = 50 $\Omega$ ; $V_{GS}$ = 10 V; $T_{j(init)}$ = 25 °C; unclamped		-	240	mJ
E <sub>DS(AL)R</sub>	repetitive drain-source avalanche energy	see Figure 4	[3][4] [5]	-	-	J


<sup>[1]</sup> Current is limited by package.

<sup>[2]</sup> Continuous current is limited by package.


<sup>[3]</sup> Single-pulse avalanche rating limited by maximum junction temperature of 175 °C.

<sup>[4]</sup> Repetitive avalanche rating limited by average junction temperature of 170 °C.

<sup>[5]</sup> Refer to application note AN10273 for further information.




Continuous drain current as a function of mounting base temperature




 $P_{der} = \frac{P_{tot}}{P_{tot(25^{\circ}C)}} \times 100\%$ 

Normalized total power dissipation as a Fig 2. function of mounting base temperature



 $T_{mb} = 25 \,^{\circ}C; I_{DM}$  is single pulse Capped at 75 A due to package.


Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage



#### Thermal characteristics 5.

Table 5. Thermal characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$R_{\text{th(j-mb)}}$	thermal resistance from junction to mounting base	see Figure 5	-	0.65	0.95	K/W
$R_{th(j-a)}$	thermal resistance from junction to ambient	vertical in still air; mounted on a printed circuit board; minimum foot-print	-	70	-	K/W




Transient thermal impedance from junction to mounting base as a function of pulse duration Fig 5.

## 6. Characteristics


Table 6. Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static cha	aracteristics					
V <sub>(BR)DSS</sub>	drain-source	$I_D = 0.25 \text{ mA}; V_{GS} = 0 \text{ V}; T_j = 25 \text{ °C}$	40	-	-	V
	breakdown voltage	$I_D = 0.25 \text{ mA}; V_{GS} = 0 \text{ V}; T_j = -55 \text{ °C}$	36	-	-	V
V <sub>GS(th)</sub>	gate-source threshold voltage	$I_D$ = 1 mA; $V_{DS}$ = $V_{GS}$ ; $T_j$ = 175 °C; see <u>Figure 10</u>	1	-	-	V
		$I_D = 1 \text{ mA}$ ; $V_{DS} = V_{GS}$ ; $T_j = -55 \text{ °C}$ ; see <u>Figure 10</u>	-	-	4.4	V
		$I_D$ = 1 mA; $V_{DS}$ = $V_{GS}$ ; $T_j$ = 25 °C; see <u>Figure 10</u> ; see <u>Figure 11</u>	2	3	4	V
I <sub>DSS</sub>	drain leakage current	$V_{DS} = 40 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 175 ^{\circ}\text{C}$	-	-	500	μΑ
		$V_{DS} = 40 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 25 \text{ °C}$	-	0.05	1	μΑ
I <sub>GSS</sub>	gate leakage current	$V_{DS} = 0 \text{ V}; V_{GS} = 20 \text{ V}; T_j = 25 \text{ °C}$	-	2	100	nΑ
		$V_{DS} = 0 \text{ V}; V_{GS} = -20 \text{ V}; T_j = 25 \text{ °C}$	-	2	100	nΑ
R <sub>DSon</sub>	drain-source on-state resistance	$V_{GS} = 10 \text{ V}; I_D = 25 \text{ A}; T_j = 175 ^{\circ}\text{C};$ see Figure 12	-	-	9.5	mΩ
		$V_{GS}$ = 10 V; $I_D$ = 25 A; $T_j$ = 25 °C; see <u>Figure 12</u> ; see <u>Figure 13</u>	-	4.1	5	mΩ
Dynamic	characteristics					
Q <sub>G(tot)</sub>	total gate charge	$I_D = 25 \text{ A}$ ; $V_{DS} = 32 \text{ V}$ ; $V_{GS} = 10 \text{ V}$ ;	-	60	-	nC
$Q_{GS}$	gate-source charge	T <sub>j</sub> = 25 °C; see <u>Figure 15</u>	-	12	-	nC
$Q_{GD}$	gate-drain charge		-	27	-	nC
C <sub>iss</sub>	input capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = 25 \text{ V}; f = 1 \text{ MHz};$	-	2870	3820	pF
C <sub>oss</sub>	output capacitance	T <sub>j</sub> = 25 °C; see <u>Figure 16</u>	-	540	650	pF
C <sub>rss</sub>	reverse transfer capacitance		-	350	490	pF
t <sub>d(on)</sub>	turn-on delay time	$V_{DS} = 30 \text{ V}; R_L = 1.2 \Omega; V_{GS} = 10 \text{ V};$	-	27	-	ns
t <sub>r</sub>	rise time	$R_{G(ext)} = 10 \Omega; T_j = 25 °C$	-	73	-	ns
t <sub>d(off)</sub>	turn-off delay time		-	82	-	ns
t <sub>f</sub>	fall time		-	63	-	ns
L <sub>D</sub>	internal drain inductance	measured from drain to centre of die; $T_j = 25 ^{\circ}\text{C}$	-	2.5	-	nΗ
L <sub>S</sub>	internal source inductance	measured from source lead to source bond pad; $T_j = 25 ^{\circ}\text{C}$	-	7.5	-	nΗ
Source-d	rain diode					
$V_{SD}$	source-drain voltage	$I_S = 25 \text{ A}; V_{GS} = 0 \text{ V}; T_j = 25 ^{\circ}\text{C};$ see <u>Figure 14</u>	-	0.85	1.2	V
t <sub>rr</sub>	reverse recovery time	$I_S = 20 \text{ A}; dI_S/dt = -100 \text{ A/}\mu\text{s}; V_{GS} = -10 \text{ V};$	-	50	-	ns
Q <sub>r</sub>	recovered charge	$V_{DS} = 30 \text{ V}; T_j = 25 \text{ °C}$	-	25	-	nC




 $V_{DS} = 25 V$ 

Fig 6. Transfer characteristics: drain current as a function of gate-source voltage; typical values




 $T_i = 25 \,^{\circ}C$ 

Fig 7. Output characteristics: drain current as a function of drain-source voltage; typical values



 $T_i = 25 \,^{\circ}C; V_{DS} = 25 \,^{\circ}V$ 

Fig 8. Forward transconductance as a function of drain current; typical values



 $T_i = 25 \,^{\circ}C; I_D = 25A$ 

Fig 9. Drain-source on-state resistance as a function of gate-source voltage; typical values





Fig 10. Gate-source threshold voltage as a function of junction temperature



$$T_j=25\,^{\circ}C; V_{DS}=5V$$

Fig 11. Sub-threshold drain current as a function of gate-source voltage





Fig 12. Normalized drain-source on-state resistance

factor as a function of junction temperature



 $T_j = 25 \,^{\circ}C$ 

Fig 13. Drain-source on-state resistance as a function of drain current; typical values






Fig 14. Source (diode forward) current as a function of source-drain (diode forward) voltage; typical values

 $V_{GS} = 0V$ 



$$T_j = 25 \,^{\circ}C; I_D = 25A$$

Fig 15. Gate-source voltage as a function of gate charge; typical values



 $V_{GS} = 0V; f = 1MHz$ 

Fig 16. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values

## 7. Package outline




Fig 17. Package outline SOT428 (DPAK)

**BUK725R0-40C** 

#### N-channel TrenchMOS standard level FET

## 8. Revision history

#### Table 7. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
BUK725R0-40C_1	20090323	Product data sheet	-	-

### 9. Legal information

#### 9.1 Data sheet status

Document status [1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### 9.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

#### 9.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

#### 9.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

TrenchMOS — is a trademark of NXP B.V.

#### 10. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

### 11. Contents

3	Ordering information	2
2	Pinning information	2
1	Product profile	1
1.1	General description	1
1.2	Features and benefits	1
1.3	Applications	1
1.4	Quick reference data	1
4	Limiting values	3
5	Thermal characteristics	5
6	Characteristics	6
7	Package outline	10
8	Revision history	11
9	Legal information	12
9.1	Data sheet status	12
9.2	Definitions	12
9.3	Disclaimers	12
9.4	Trademarks	
10	Contact information	12

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

