ANALOG Synchronous Buck Controller with Constant **DEVICES** On-Time and Valley Current Mode **On-Time and Valley Current Mode**

ADP1874/ADP1875

FEATURES

Power input voltage range: 2.95 V to 20 V **On-board bias regulator** Minimum output voltage: 0.6 V 0.6 V reference voltage with ±1.0% accuracy Supports all N-channel MOSFET power stages Available in 300 kHz, 600 kHz, and 1.0 MHz options No current-sense resistor required Power saving mode (PSM) for light loads (ADP1875 only) **Resistor programmable current limit** Power good with internal pull-up resistor **Externally programmable soft start Thermal overload protection** Short-circuit protection Standalone precision enable input Integrated bootstrap diode for high-side drive Starts into a precharged output Available in a 16-lead QSOP package

APPLICATIONS

Telecom and networking systems Mid- to high-end servers Set-top boxes **DSP** core power supplies

GENERAL DESCRIPTION

The ADP1874/ADP1875 are versatile current mode, synchronous step-down controllers. They provide superior transient response, optimal stability, and current-limit protection by using a constant on-time, pseudo fixed frequency with a programmable current limit, current control scheme. In addition, these devices offer optimum performance at low duty cycles by using a valley, current mode control architecture. This allows the ADP1874/ADP1875 to drive all N-channel power stages to regulate output voltages to as low as 0.6 V.

The ADP1875 is the power saving mode (PSM) version of the device and is capable of pulse skipping to maintain output regulation while achieving improved system efficiency at light loads (see the ADP1875 Power Saving Mode (PSM) section for more information).

Available in three frequency options (300 kHz, 600 kHz, and 1.0 MHz, plus the PSM option), the ADP1874/ADP1875 are well suited for a wide range of applications that require a single-input power supply range from 2.95 V to 20 V. Low voltage biasing is supplied via a 5 V internal low dropout regulator (LDO).

Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TYPICAL APPLICATIONS CIRCUIT




Figure 1. Typical Applications Circuit




Figure 2. ADP1874/ADP1875 Efficiency vs. Load Current (Vout = 1.8 V, 300 kHz)

In addition, soft start programmability is included to limit input inrush current from the input supply during startup and to provide reverse current protection during precharged output conditions. The low-side current sense, current gain scheme, and integration of a boost diode, along with the PSM/forced pulsewidth modulation (PWM) option, reduce the external part count and improve efficiency.

The ADP1874/ADP1875 operate over the -40°C to +125°C junction temperature range and are available in a 16-lead QSOP package.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com Fax: 781.461.3113 ©2011 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

Features 1
Applications1
General Description1
Typical Applications Circuit1
Revision History 2
Specifications
Absolute Maximum Ratings 6
Thermal Resistance
Boundary Condition 6
ESD Caution
Pin Configuration and Function Descriptions7
Typical Performance Characteristics
ADD1074/ADD1075 DlaslaDiscusson 10
ADP1874/ADP1875 Block Digram18
Theory of Operation
Theory of Operation
Theory of Operation 19 Startup 19 Soft Start 19 Precision Enable Circuitry 19 Undervoltage Lockout 19 On-Board Low Dropout Regulator 20 Thermal Shutdown 20
Theory of Operation 19 Startup 19 Soft Start 19 Precision Enable Circuitry 19 Undervoltage Lockout 19 On-Board Low Dropout Regulator 20 Thermal Shutdown 20 Programming Resistor (RES) Detect Circuit 20
Theory of Operation 19 Startup 19 Soft Start 19 Precision Enable Circuitry 19 Undervoltage Lockout 19 On-Board Low Dropout Regulator 20 Thermal Shutdown 20 Programming Resistor (RES) Detect Circuit 20 Valley Current-Limit Setting 20

Timer Operation	23
Pseudo-Fixed Frequency	24
Power Good Monitoring	24
Voltage Tracking	25
Applications Information	27
Feedback Resistor Divider	27
Inductor Selection	27
Output Ripple Voltage (ΔV_{RR})	27
Output Capacitor Selection	27
Compensation Network	28
Efficiency Consideration	29
Input Capacitor Selection	30
Thermal Considerations	31
Design Example	32
External Component Recommendations	34
Layout Considerations	36
IC Section (Left Side of Evaluation Board)	38
Power Section	38
Differential Sensing	39
Typical Application Circuits	40
12 A, 300 kHz High Current Application Circuit	40
5.5 V Input, 600 kHz Application Circuit	40
300 kHz High Current Application Circuit	41
Outline Dimensions	42
Ordering Guide	42

REVISION HISTORY

2/11—Revision 0: Initial Version

SPECIFICATIONS

All limits at temperature extremes are guaranteed via correlation using standard statistical quality control (SQC). VREG = 5 V, BST – SW = VREG – V_{RECT_DROP} (see Figure 40 to Figure 42). V_{IN} = 12 V. The specifications are valid for T_J = -40°C to +125°C, unless otherwise specified.

Parameter	Symbol	Test Conditions/Comments	Min	Тур	Max	Unit
POWER SUPPLY CHARACTERISTICS						
High Input Voltage Range	VIN	$C_{VIN} = 22 \ \mu F(25 \ V rating)$ to PGND (at Pin 1)				
5 . 5 5		ADP1874ARQZ-0.3/ADP1875ARQZ-0.3 (300 kHz)	2.95	12	20	V
		ADP1874ARQZ-0.6/ADP1875ARQZ-0.6 (600 kHz)	2.95	12	20	v
		ADP1874ARQZ-1.0/ADP1875ARQZ-1.0 (1.0 MHz)	3.25	12	20	v
Quiescent Current $I_{Q,REG} + I_{Q,BST}$ FB = 1.5 V, no switching		5.25	1.1	20	mA	
Shutdown Current $I_{RES,SD} + I_{BSTSD} = 1.5 \text{ V}$, no switching $I_{RES,SD} + I_{BSTSD}$			140	225	μA	
	UVLO			2.65	225	V
Undervoltage Lockout	UVLO	Rising V_{IN} (see Figure 35 for temperature variation)				
UVLO Hysteresis		Falling V _{IN} from operational state		190		mV
INTERNAL REGULATOR CHARACTERISTICS		VREG and VREG_IN tied together and should not be loaded externally because they are intended to only bias internal circuitry				
VREG Operational Output Voltage	VREG	$C_{VREG} = 4.7 \mu\text{F}$ to PGND, 0.22 μF to GND, $V_{IN} = 2.95 \text{V}$ to 20 V				
		ADP1874ARQZ-0.3/ADP1875ARQZ-0.3 (300 kHz)	2.75	5	5.5	v
		ADP1874ARQZ-0.6/ADP1875ARQZ-0.6 (600 kHz)	2.75	5	5.5	v
		ADP1874ARQZ-1.0/ADP1875ARQZ-1.0 (1.0 MHz)	3.05	5	5.5	v
VREG Output in Regulation		$V_{\rm IN} = 7 \text{ V}, 100 \text{ mA}$	4.82	4.981	5.16	v
Ville Output in Regulation		$V_{IN} = 7 V$, 100 mA	4.83	4.981	5.16	v
Lood Doculation			4.05		5.10	-
Load Regulation		$0 \text{ mA to } 100 \text{ mA}, V_{IN} = 7 \text{ V}$		32		mV
		0 mA to 100 mA, $V_{IN} = 20 V$		34		mV
Line Regulation		$V_{IN} = 7 V \text{ to } 20 V, 20 \text{ mA}$		2.5		mV
		$V_{IN} = 7 V \text{ to } 20 V, 100 \text{ mA}$		2		mV
VIN to VREG Dropout Voltage		100 mA out of VREG, $V_{IN} \le 5 V$		300	415	mV
Short VREG to PGND		$V_{IN} = 20 V$		229	320	mA
SOFT START						
Soft Start Period Calculation		Connect external capacitor from SS pin to GND, $C_{SS} = 10 \text{ nF/ms}$		10		nF/n
ERROR AMPLIFER						
FB Regulation Voltage	V _{FB}	$T_J = 25^{\circ}C$		600		mV
		$T_J = -40^{\circ}C \text{ to } +85^{\circ}C$	596	600	604	mV
		$T_{J} = -40^{\circ}C \text{ to } +125^{\circ}C$	594.2	600	605.8	mV
Transconductance	Gm		320	496	670	μS
FB Input Leakage Current	IFB, LEAK	FB = 0.6 V, EN = VREG		1	50	nA
CURRENT-SENSE AMPLIFIER GAIN						
Programming Resistor (RES) Value from RES to PGND		$RES = 47 \text{ k}\Omega \pm 1\%$	2.7	3	3.3	V/V
		$\text{RES} = 22 \text{ k}\Omega \pm 1\%$	5.5	6	6.5	V/V
	1	RES = none	11	12	13	V/V
		$\text{RES} = 100 \text{ k}\Omega \pm 1\%$	22	24	26	V/V
SWITCHING FREQUENCY		Typical values measured at 50% time points with 0 nF at DRVH and DRVL; maximum values are guaranteed by bench evaluation ¹				
ADP1874ARQZ-0.3/ ADP1875ARQZ-0.3 (300 kHz)				300		kHz
On-Time		VIN = 5 V, V _{OUT} = 2 V, T _J = 25°C	1120	1200	1280	ns
Minimum On-Time		VIN = 20V		145	190	ns
Minimum Off-Time		84% duty cycle (maximum)		340	400	ns

Rev. 0 | Page 3 of 44

Parameter	Symbol	Test Conditions/Comments	Min	Тур	Max	Unit
ADP1874ARQZ-0.6/ ADP1875ARQZ-0.6 (600 kHz)				600		kHz
On-Time		$VIN = 5 V, V_{OUT} = 2 V, T_J = 25^{\circ}C$	500	540	580	ns
Minimum On-Time		$VIN = 20 V, V_{OUT} = 0.8 V$	500	82	110	ns
Minimum Off-Time		65% duty cycle (maximum)		340	400	ns
ADP1874ARQZ-1.0/				1.0	100	MH
ADP1875ARQZ-1.0 (1.0 MHz)				1.0		101112
On-Time		$VIN = 5 V, V_{OUT} = 2 V, T_J = 25^{\circ}C$	285	312	340	ns
Minimum On-Time		VIN = 20 V		52	85	ns
Minimum Off-Time		45% duty cycle (maximum)		340	400	ns
OUTPUT DRIVER CHARACTERISTICS						
High-Side Driver						
Output Source Resistance ²		$I_{\text{SOURCE}} = 1.5 \text{ A}, 100 \text{ ns}, \text{ positive pulse} (0 \text{ V to } 5 \text{ V})$		2.25	3	Ω
Output Sink Resistance ²		$I_{SINK} = 1.5 \text{ A}, 100 \text{ ns}, \text{ negative pulse} (5 \text{ V to } 0 \text{ V})$		0.70	1	Ω
Rise Time ³	t _{r. DRVH}	$BST - SW = 4.4 \text{ V}, C_{IN} = 4.3 \text{ nF}$ (see Figure 59)		25		ns
Fall Time ³	t _{f, DRVH}	$BST - SW = 4.4 V, C_{IN} = 4.3 nF$ (see Figure 60)		11		ns
Low-Side Driver	1, 21111					
Output Source Resistance ²		I _{SOURCE} = 1.5 A, 100 ns, positive pulse (0 V to 5 V)		1.6	2.2	Ω
Output Sink Resistance ²		$I_{\text{SINK}} = 1.5 \text{ A}, 100 \text{ ns}, \text{ negative pulse (5 V to 0 V)}$		0.7	1	Ω
Rise Time ³	t _{r.DRVL}	VREG = 5.0 V, C_{IN} = 4.3 nF (see Figure 60)		18		ns
Fall Time ³		VREG = 5.0 V, C_{IN} = 4.3 nF (see Figure 59)		16		ns
Propagation Delays	CI,DITVE			10		
DRVL Fall to DRVH Rise ³	t _{tpdhDRVH}	BST - SW = 4.4 V (see Figure 59)		15.4		ns
DRVH Fall to DRVL Rise ³	t _{tpdhDRVL}	BST - SW = 4.4 V (see Figure 60)		18		ns
SW Leakage Current	ISWLEAK	BST = 25 V, $SW = 20 V$, $VREG = 5 V$		10	110	μA
Integrated Rectifier	ISWLEAR	551 - 25 V, 5W - 20 V, VILO - 5 V			110	μ
Channel Impedance		$I_{SINK} = 10 \text{ mA}$		22		Ω
PRECISION ENABLE THRESHOLD						
Logic High Level		VIN = 2.9 V to 20 V, VREG = 2.75 V to 5.5 V	605	634	663	mV
Enable Hysteresis		VIN = 2.9 V to 20 V, VREG = 2.75 V to 5.5 V VIN = 2.9 V to 20 V, VREG = 2.75 V to 5.5 V	005	31	005	mV
		VIIV = 2.5 V to 20 V, VIEG = 2.75 V to 5.5 V		51		
COMP Clamp Low Voltage	V _{COMP(LOW)}	Tie EN pin to VREG to enable device	0.47			v
Comr Clamp Low Voltage	V COMP(LOW)	$(2.75 \text{ V} \le \text{VREG} \le 5.5 \text{ V})$	0.47			v
COMP Clamp High Voltage	V _{COMP(HIGH)}	$(2.75 \text{ V} \le \text{VREG} \le 5.5 \text{ V})$			2.55	v
COMP Zero Current Threshold	VCOMP ZCT	$(2.75 \text{ V} \le \text{VREG} \le 5.5 \text{ V})$		1.15		V
THERMAL SHUTDOWN	TIMSD					
Thermal Shutdown Threshold	1 TWISD	Rising temperature		155		°C
Thermal Shutdown Hysteresis				15		°C
CURRENT LIMIT				15		~
Hiccup Current Limit Timing		COMP = 2.4 V		6		ms
OVERVOLTAGE AND POWER GOOD THRESHOLDS	PGOOD			-		
FB Power Good Threshold	FB _{PGD}	V _{FB} rising during system power-up		542	566	mV
FB Power Good Hysteresis	100			30	2.00	mV
FB Overvoltage Threshold	FBov	V_{FB} rising during overvoltage event, $I_{PGOOD} = 1 \text{ mA}$		691	710	mV
FB Overvoltage Hysteresis	. 200			30	, 10	mV
PGOOD Low Voltage During Sink	VPGOOD	$I_{PGOOD} = 1 \text{ mA}$		143	200	mV
PUUUUUU OW VOILAGE DURING SIDE				1 1 2		1 1111

Parameter	Symbol	Test Conditions/Comments	Min	Тур	Max	Unit
TRACKING						
Track Input Voltage Range			0		5	V
FB-to-Tracking Offset Voltage		$0.5 \text{ V} < \text{TRACK} < 0.6 \text{ V}$, offset = $V_{FB} - V_{TRACK}$		63		mV
Leakage Current		V _{TRACK} = 5 V		1	50	nA

¹ The maximum specified values are with the closed loop measured at 10% to 90% time points (see Figure 59 and Figure 60), C_{GATE} = 4.3 nF, and the upper- and lower-side MOSFETs being Infineon BSC042N03MS G.
 ² Guaranteed by design.
 ³ Not automatic test equipment (ATE) tested.

ABSOLUTE MAXIMUM RATINGS

Table 2.

Parameter	Rating
VREG, VREG_IN, TRACK to PGND, GND	–0.3 V to +6 V
VIN, EN, PGOOD to PGND	–0.3 V to +28 V
FB, COMP, RES, SS to GND	-0.3 V to (VREG + 0.3 V)
DRVL to PGND	-0.3 V to (VREG + 0.3 V)
SW to PGND	–2.0 V to +28 V
BST to SW	-0.6 V to (VREG + 0.3 V)
BST to PGND	–0.3 V to +28 V
DRVH to SW	–0.3 V to VREG
PGND to GND	±0.3 V
PGOOD Input Current	35 mA
θ _{JA} (16-Lead QSOP)	
4-Layer Board	104°C/W
Operating Junction Temperature Range	-40°C to +125°C
Storage Temperature Range	–65°C to +150°C
Soldering Conditions	JEDEC J-STD-020
Maximum Soldering Lead Temperature (10 sec)	300°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Absolute maximum ratings apply individually only, not in combination. Unless otherwise specified, all other voltages are referenced to PGND.

THERMAL RESISTANCE

 θ_{JA} is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 3. Thermal Resistance

Package Type	θιΑ	Unit
θ _{JA} (16-Lead QSOP)		
4-Layer Board	104°	°C/W

BOUNDARY CONDITION

In determining the values given in Table 2 and Table 3, natural convection is used to transfer heat to a 4-layer evaluation board.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS





Figure 3. Pin Configuration

Pin		
No.	Mnemonic	Description
1	VIN	High-Side Input Voltage. Connect VIN to the drain of the upper-side MOSFET.
2	COMP	Output of the Error Amplifier. Connect the compensation network between this pin and AGND to achieve stability (see the Compensation Network section).
3	EN	Connect to VREG to Enable IC. When pulled down to AGND externally, disables the IC.
4	FB	Noninverting Input of the Internal Error Amplifier. This is the node where the feedback resistor is connected.
5	GND	Analog Ground Reference Pin of the IC. All sensitive analog components should be connected to this ground plane (see the Layout Considerations section).
6	RES	Current Sense Gain Resistor (External). Connect a resistor between the RES pin and GND (Pin 5).
7	VREG	Internal Regulator Supply Bias Voltage for the ADP1874/ADP1875 Controller (Includes the Output Gate Drivers). A bypass capacitor of 1 μ F directly from this pin to PGND and a 0.1 μ F across VREG and GND are recommended.
8	VREG_IN	Input to the Internal LDO. Tie this pin directly to Pin 7 (VREG).
9	TRACK	Tracking Input. If the tracking function is not used, it is recommended to connect TRACK to VREG through a resistor higher than 1 MΩ or simply connect TRACK between 0.7 V and 2 V to reduce the bias current going into the pin.
10	SS	Soft Start Input. Connect an external capacitor to GND to program the soft start period. Capacitance value of 10 nF for every 1 ms of soft start delay.
11	PGOOD	Open-Drain Power Good Output. Sinks current when FB is out of regulation or during thermal shutdown. Connect a 3 kΩ resistor between PGOOD and VREG. Leave unconnected if not used.
12	DRVL	Drive Output for the External Lower-Side, N-Channel MOSFET. This pin also serves as the current-sense gain setting pin (see Figure 69).
13	PGND	Power GND. Ground for the lower-side gate driver and lower-side, N-channel MOSFET.
14	DRVH	Drive Output for the External Upper-Side, N-Channel MOSFET.
15	SW	Switch Node Connection.
16	BST	Bootstrap for the Upper-Side MOSFET Gate Drive Circuitry. An internal boot rectifier (diode) is connected between VREG and BST. A capacitor from BST to SW is required. An external Schottky diode can also be connected between VREG and BST for increased gate drive capability.



10

+ + ++++

10k

-+-+-+++

10k

6.5V -----

╪╫╫

10k

9347-107

8

09347-1

100k

100k

9347-1 05

100k

10,000

+125°C


+25°C -40°C


7000 8000 09347-013


09347-014


09347-015


9000


















Figure 17. Output Voltage Accuracy—600 kHz, $V_{OUT} = 1.8 V$








Figure 23. Switching Frequency vs. High Input Voltage, 300 kHz, ±10% of 12 V




Figure 24. Switching Frequency vs. High Input Voltage, 600 kHz, $V_{OUT} = 1.8$ V, V_{IN} Range = 13 V to 16.5 V




Figure 25. Switching Frequency vs. High Input Voltage, 1.0 MHz, V_{IN} Range = 13 V to 16.5 V




Figure 26. Frequency vs. Load Current, 300 kHz, $V_{OUT} = 0.8 V$





Figure 27. Frequency vs. Load Current, 300 kHz, V_{OUT} = 1.8 V

Rev. 0 | Page 11 of 44











Figure 29. Frequency vs. Load Current, 600 kHz, Vout = 0.8 V


















Figure 36. Maximum Duty Cycle vs. Frequency

Rev. 0 | Page 13 of 44







Figure 41. Internal Boost Rectifier Drop vs. VREG (Low Input Voltage) Over V_{IN} Variation






Figure 43. Lower-Side MOSFET Body Diode Conduction Time vs. VREG




Figure 44. Power Saving Mode (PSM) Operational Waveform, 100 mA





Figure 45. PSM Waveform at Light Load, 500 mA



(See Figure 99 for Application Circuit)




Figure 47. Load Transient Step—PSM Enabled, 12 A (See Figure 99 Application Circuit)




Figure 48. Positive Step During Heavy Load Transient Behavior—PSM Enabled, 12 A, $V_{OUT} = 1.8 V$ (See Figure 99 Application Circuit)




Figure 49. Negative Step During Heavy Load Transient Behavior—PSM Enabled, 12 A (See Figure 99 Application Circuit)






Figure 50. Load Transient Step—Forced PWM at Light Load, 12 A (See Figure 99 Application Circuit)








Figure 52. Negative Step During Heavy Load Transient Behavior—Forced PWM at Light Load, 12 A (See Figure 99 Application Circuit)




Figure 53. Output Short-Circuit Behavior Leading to Hiccup Mode




Figure 54. Magnified Waveform During Hiccup Mode




Figure 55. Start-Up Behavior at Heavy Load, 12 A, 300 kHz (See Figure 99 Application Circuit)




Figure 56. Power-Down Waveform During Heavy Load





Figure 57. Output Voltage Ripple Waveform During PSM Operation at Light Load, 2 A






Figure 61. Transconductance (G_m) vs. Temperature





Figure 62. Transconductance (G_m) vs. VREG






Figure 59. Upper-Side Driver Rising and Lower-Side Falling Edge Waveforms ($C_{IN} = 4.3 \text{ nF}$ (Upper-/Lower-Side MOSFET), $Q_{TOTAL} = 27 \text{ nC}$ ($V_{GS} = 4.4 \text{ V}$ (Q1), $V_{GS} = 5 \text{ V}$ (Q3))




Figure 60. Upper-Side Driver Falling and Lower-Side Rising Edge Waveforms ($C_{IN} = 4.3 \text{ nF}$ (Upper-/Lower-Side MOSFET), $Q_{TOTAL} = 27 \text{ nC}$ ($V_{GS} = 4.4 \text{ V}$ (Q1), $V_{GS} = 5 \text{ V}$ (Q3))

Rev. 0 | Page 17 of 44

ADP1874/ADP1875 BLOCK DIGRAM




Figure 64. ADP1874/ADP1875 Block Diagram

THEORY OF OPERATION

The ADP1874/ADP1875 are versatile current mode, synchronous step-down controllers that provide superior transient response, optimal stability, and current limit protection by using a constant on-time, pseudo-fixed frequency with a programmable currentsense gain, current-control scheme. In addition, these devices offer optimum performance at low duty cycles by using a valley, current mode control architecture. This allows the ADP1874/ADP1875 to drive all N-channel power stages to regulate output voltages to as low as 0.6 V.

STARTUP

The ADP1874/ADP1875 have an internal regulator (VREG) for biasing and supplying power for the integrated MOSFET drivers. A bypass capacitor should be located directly across the VREG (Pin 7) and PGND (Pin 13) pins. Included in the power-up sequence is the biasing of the current-sense amplifier, the currentsense gain circuit (see the Programming Resistor (RES) Detect Circuit section), the soft start circuit, and the error amplifier.

The current-sense blocks provide valley current information (see the Programming Resistor (RES) Detect Circuit section) and are a variable of the compensation equation for loop stability (see the Compensation Network section). The valley current information is extracted by forcing a voltage across the RES and PGND pins, which generates a current depending on the resistor value across RES and PGND. The current through the resistor is used to set the current-sense amplifier gain. This process takes approximately 800 μ s, after which the drive signal pulses appear at the DRVL and DRVH pins synchronously, and the output voltage begins to rise in a controlled manner through the soft start sequence.


The rise time of the output voltage is determined by the soft start and error amplifier blocks (see the Soft Start section). At the beginning of a soft start, the error amplifier charges the external compensation capacitor, causing the COMP pin to begin to rise (see Figure 66). Tying the VREG pin to the EN pin via a pull-up resistor causes the voltage at this pin to rise above the enable threshold of 630 mV to enable the ADP1874/ADP1875.

SOFT START

The ADP1874 employs externally programmable, soft start circuitry that charges up a capacitor tied to the SS pin to GND. This prevents input in-rush current through the external MOSFET from the input supply (V_{IN}) . The output tracks the ramping voltage by producing PWM output pulses to the upper-side MOSFET. The purpose is to limit the in-rush current from the high voltage input supply (V_{IN}) to the output (V_{OUT}) .

PRECISION ENABLE CIRCUITRY

The ADP1874/ADP1875 have precision enable circuitry. The precision enable threshold is 630 mV with 30 mV of hysteresis (see Figure 65). Connecting the EN pin to GND disables the ADP1874/ADP1875, reducing the supply current of the device to approximately 140 μ A.



UNDERVOLTAGE LOCKOUT

The undervoltage lockout (UVLO) feature prevents the part from operating both the upper- and lower-side MOSFETs at extremely low or undefined input voltage ($V_{\rm IN}$) ranges. Operation at an undefined bias voltage may result in the incorrect propagation of signals to the high-side power switches. This, in turn, results in invalid output behavior that can cause damage to the output devices, ultimately destroying the device tied at the output. The UVLO level is set at 2.65 V (nominal).

ON-BOARD LOW DROPOUT REGULATOR

The ADP1874/ADP1875 use an on-board LDO to bias the internal digital and analog circuitry. Connect the VREG and VREG_IN pins together for normal LDO operation for low voltage internal block biasing (see Figure 67).




Figure 67. Connecting VREG and VREG_IN Together

With proper bypass capacitors connected to the VREG pin (output of the internal LDO), this pin also provides power for the internal MOSFET drivers. It is recommended to float VREG/VREG_IN if VIN is used for greater than 5.5 V operation. The minimum voltage where bias is guaranteed to operate is 2.75 V at VREG.

For applications where VIN is decoupled from VREG, the minimum voltage at VIN must be 2.9 V. It is recommended to tie VIN and VREG together if the VIN pin is subjected to a 2.75 V rail.

VIN	VREG/VREG_IN	Comments				
>5.5 V	Float	Must use the LDO.				
<5.5 V	Connect to VIN	LDO drop voltage is not realized (that is, if VIN = 2.75 V, then VREG = 2.75 V).				
<5.5 V	Float	LDO drop is realized.				
VIN Ranging Above and Below 5.5 V	Float	LDO drop is realized, minimum VIN recommendation is 2.95 V.				

Table 5. Power Input and LDO Output Configurations

THERMAL SHUTDOWN

The thermal shutdown is a self-protection feature to prevent the IC from damage due to a very high operating junction temperature. If the junction temperature of the device exceeds 155°C, the part enters the thermal shutdown state. In this state, the device shuts off both the upper- and lower-side MOSFETs and disables the entire controller immediately, thus reducing the power consumption of the IC. The part resumes operation after the junction temperature of the part cools to less than 140°C.

PROGRAMMING RESISTOR (RES) DETECT CIRCUIT

Upon startup, one of the first blocks to become active is the RES detect circuit. This block powers up before soft start begins. It forces a 0.4 V reference value at the RES pin (see Figure 68) and is programmed to identify four possible resistor values: 47 k Ω , 22 k Ω , open, and 100 k Ω .

The RES detect circuit digitizes the value of the resistor at the RES pin (Pin 6). An internal ADC outputs a 2-bit digital code that is used to program four separate gain configurations in the current-sense amplifier (see Figure 69). Each configuration corresponds to a current-sense gain (A_{CS}) of 3 V/V, 6 V/V, 12 V/V, or 24 V/V, respectively (see Table 6 and Table 7). This variable is used for the valley current-limit setting, which sets up the appropriate current-sense gain for a given application and sets the compensation necessary to achieve loop stability (see the Valley Current-Limit Setting section and the Compensation Network section).




Figure 69. RES Detect Circuit for Current-Sense Gain Programming

Table 6. Current-Sense Gain Programming

VALLEY CURRENT-LIMIT SETTING

The architecture of the ADP1874/ADP1875 is based on valley current-mode control. The current limit is determined by three components: the R_{ON} of the lower-side MOSFET, the current-sense amplifier output voltage swing, and the current-sense gain. The CS output voltage range is internally fixed at 1.4 V. The current-sense gain is programmable via an external resistor at the RES pin (see the Programming Resistor (RES) Detect Circuit section). The R_{ON} of the lower-side MOSFET can vary over temperature and usually has a positive T_C (meaning that it increases with temperature); therefore, it is recommended to program the current-sense gain resistor based on the rated R_{ON} of the MOSFET at 125°C.

Because the ADP1874/ADP1875 are based on valley current control, the relationship between $I_{\rm CLIM}$ and $I_{\rm LOAD}$ is

$$I_{CLIM} = I_{LOAD} \times \left(1 - \frac{K_I}{2}\right)$$

where:

 K_I is the ratio between the inductor ripple current and the desired average load current (see Figure 70). I_{CLIM} is the desired valley current limit. I_{LOAD} is the current load.

Establishing K_I helps to determine the inductor value (see the Inductor Selection section), but in most cases $K_I = 0.33$.




Figure 70. Valley Current Limit to Average Current Relation

When the desired valley current limit (I_{CLIM}) has been determined, the current-sense gain can be calculated as follows:

$$I_{CLIM} = \frac{1.4 \text{ V}}{A_{CS} \times R_{ON}}$$


where:

 R_{ON} is the channel impedance of the lower-side MOSFET. A_{CS} is the current-sense gain multiplier (see Table 6 and Table 7).

Although the ADP1874/ADP1875 have only four discrete currentsense gain settings for a given R_{ON} variable, Table 7 and Figure 71 outline several available options for the valley current setpoint based on various R_{ON} values.

Table 7. Valley Current Limit Program (See Figure 71)

	Valley Current Level					
Ron	47 kΩ	22 kΩ	Open	100 kΩ		
(mΩ)	$A_{cs} = 3 V/V$	$A_{cs} = 6 V/V$	$A_{cs} = 12 V/V$	$A_{cs} = 24 V/V$		
1.5				38.9		
2				29.2		
2.5				23.3		
3			39.0	19.5		
3.5			33.4	16.7		
4.5			26.0	13		
5			23.4	11.7		
5.5			21.25	10.6		
10		23.3	11.7	5.83		
15	31.0	15.5	7.75	7.5		
18	26.0	13.0	6.5	3.25		



The valley current limit is programmed as outlined in Table 7 and Figure 71. The inductor chosen must be rated to handle the peak current, which is equal to the valley current from Table 7 plus the peak-to-peak inductor ripple current (see the Inductor Selection section). In addition, the peak current value must be used to compute the worst-case power dissipation in the MOSFETs (see Figure 72).




Figure 72. Valley Current-Limit Threshold in Relation to Inductor Ripple Current




Figure 73. Idle Mode Entry Sequence Due to Current-Limit Violation

HICCUP MODE DURING SHORT CIRCUIT


A current-limit violation occurs when the current across the source and drain of the lower-side MOSFET exceeds the current-limit setpoint. When 16 current-limit violations are detected, the controller enters idle mode and turns off the MOSFETs for 6 ms, allowing the converter to cool down. Then, the controller reestablishes soft start and begins to cause the output to ramp up again (see Figure 73). While the output ramps up, CS amplifier output is monitored to determine if the violation is still present. If it is still present, the idle event occurs again, followed by the full chip, power-down sequence. This cycle continues until the violation no longer exists. If the violation disappears, the converter is allowed to switch normally, maintaining regulation.

SYNCHRONOUS RECTIFIER

The ADP1874/ADP1875 employ internal MOSFET drivers for the external upper- and lower-side MOSFETs. The low-side synchronous rectifier not only improves overall conduction efficiency but it also ensures proper charging of the bootstrap capacitor located at the upper-side driver input. This is beneficial during startup to provide sufficient drive signal to the external upper-side MOSFET and to attain fast turn-on response, which is essential for minimizing switching losses. The integrated upperand lower-side MOSFET drivers operate in complementary fashion with built-in anti cross-conduction circuitry to prevent unwanted shoot-through current that may potentially damage the MOSFETs or reduce efficiency because of excessive power loss.

ADP1875 POWER SAVING MODE (PSM)

A power saving mode is provided in the ADP1875. The ADP1875 operates in the discontinuous conduction mode (DCM) and pulse skips at light load to medium load currents. The controller outputs pulses as necessary to maintain output regulation. Unlike the continuous conduction mode (CCM), DCM operation prevents negative current, thus allowing improved system efficiency at light loads. Current in the reverse direction through this pathway, however, results in power dissipation and therefore a decrease in efficiency.



To minimize the chance of negative inductor current buildup, an on-board zero-cross comparator turns off all upper- and lower-side switching activities when the inductor current approaches the zero current line, causing the system to enter idle mode, where the upper- and lower-side MOSFETs are turned off. To ensure idle mode entry, a 10 mV offset, connected in series at the SW node, is implemented (see Figure 75).




Figure 75. Zero-Cross Comparator with 10 mV of Offset

As soon as the forward current through the lower-side MOSFET decreases to a level where

 $10 \text{ mV} = I_{Q2} \times R_{ON(Q2)}$

the zero-cross comparator (or I_{REV} comparator) emits a signal to turn off the lower-side MOSFET. From this point, the slope of the inductor current ramping down becomes steeper (see Figure 76) as the body diode of the lower-side MOSFET begins to conduct current and continues conducting current until the remaining energy stored in the inductor has been depleted.





Figure 76. 10 mV Offset to Ensure Prevention of Negative Inductor Current The system remains in idle mode until the output voltage drops below regulation. A PWM pulse is then produced, turning on the upper-side MOSFET to maintain system regulation. The ADP1875 does not have an internal clock, so it switches purely as a hysteretic controller as described in this section.

TIMER OPERATION

The ADP1874/ADP1875 employ a constant on-time architecture, which provides a variety of benefits, including improved load and line transient response when compared with a constant (fixed) frequency current-mode control loop of comparable loop design. The constant on-time timer, or t_{ON} timer, senses the high-side input voltage (V_{IN}) and the output voltage (V_{OUT}) using SW waveform information to produce an adjustable one-shot PWM pulse. The pulse varies the on-time of the upper-side MOSFET in response to dynamic changes in input voltage, output voltage, and load current conditions to maintain output regulation. The timer generates an on-time (t_{ON}) pulse that is inversely proportional to V_{IN} .

$$t_{\scriptscriptstyle ON} = K \times \frac{V_{\scriptscriptstyle OUT}}{V_{\scriptscriptstyle IN}}$$

where *K* is a constant that is trimmed using an RC timer product for the 300 kHz, 600 kHz, and 1.0 MHz frequency options.



The constant on-time $(t_{\rm ON})$ is not strictly constant because it varies with $V_{\rm IN}$ and $V_{\rm OUT}.$ However, this variation occurs in such a way as to keep the switching frequency virtually independent of $V_{\rm IN}$ and $V_{\rm OUT}.$

The t_{ON} timer uses a feedforward technique, which when applied to the constant on-time control loop makes it a pseudo-fixed frequency to a first-order approximation. Second-order effects, such as dc losses in the external power MOSFETs (see the Efficiency Consideration section), cause some variation in frequency vs. load current and line voltage. These effects are shown in Figure 23 to Figure 34. The variations in frequency are much reduced compared with the variations generated if the feedforward technique is not used.

The feedforward technique establishes the following relationship:

$$f_{SW} = \frac{1}{K}$$

where f_{SW} is the controller switching frequency (300 kHz, 600 kHz, and 1.0 MHz).

The ton timer senses $V_{\rm IN}$ and $V_{\rm OUT}$ to minimize frequency variation as previously explained. This provides pseudo-fixed frequency as explained in the Pseudo-Fixed Frequency section. To allow headroom for $V_{\rm IN}$ and $V_{\rm OUT}$ sensing, adhere to the following equations:

$$VREG \ge V_{IN}/8 + 1.5$$

 $VREG \ge V_{OUT}/4$

For typical applications where VREG is 5 V, these equations are not relevant; however, care may be required for lower VREG/VIN inputs.

PSEUDO-FIXED FREQUENCY

The ADP1874/ADP1875 employ a constant on-time control scheme. During steady state operation, the switching frequency stays relatively constant, or pseudo-fixed. This is due to the one-shot to_N timer that produces a high-side PWM pulse with a fixed duration, given that external conditions such as input voltage, output voltage, and load current are also at steady state. During load transients, the frequency momentarily changes for the duration of the transient event so that the output comes back within regulation more quickly than if the frequency were fixed or if it were to remain unchanged. After the transient event is complete, the frequency returns to a pseudo-fixed value.


To illustrate this feature more clearly, this section describes one such load transient event—a positive load step—in detail. During load transient events, the high-side driver output pulsewidth stays relatively consistent from cycle to cycle; however, the off-time (DRVL on-time) dynamically adjusts according to the instantaneous changes in the external conditions mentioned.

When a positive load step occurs, the error amplifier (out of phase with the output, V_{OUT}) produces new voltage information at its output (COMP). In addition, the current-sense amplifier senses new inductor current information during this positive load transient event. The error amplifier's output voltage reaction is compared with the new inductor current information that sets the start of the next switching cycle. Because current information is produced from valley current sensing, it is sensed at the down ramp of the inductor current, whereas the voltage loop information is sensed through the counter action upswing of the error amplifier's output (COMP).

The result is a convergence of these two signals (see Figure 78), which allows an instantaneous increase in switching frequency during the positive load transient event. In summary, a positive load step causes V_{OUT} to transient down, which causes COMP to transient up and, therefore, shortens the off time. This resulting increase in frequency during a positive load transient helps to quickly bring V_{OUT} back up in value and within the regulation window.

Similarly, a negative load step causes the off time to lengthen in response to V_{OUT} rising. This effectively increases the inductor demagnetizing phase, helping to bring V_{OUT} within regulation. In this case, the switching frequency decreases, or experiences a foldback, to help facilitate output voltage recovery.

Because the ADP1874/ADP1875 have the ability to respond rapidly to sudden changes in load demand, the recovery period in which the output voltage settles back to its original steady state operating point is much quicker than it would be for a fixed-frequency equivalent. Therefore, using a pseudo-fixed frequency results in significantly better load-transient performance compared to using a fixed frequency.



POWER GOOD MONITORING

The ADP1874/ADP1875 power good circuitry monitors the output voltage via the FB pin. The PGOOD pin is an open-drain output that can be pulled up by an external resistor to a voltage rail that does not necessarily have to be VREG. When the internal NMOS switch is in high impedance (off state), this means that the PGOOD pin is logic high, and the output voltage via the FB pin is within the specified regulation window. When the internal switch is turned on, PGOOD is internally pulled low when the output voltage via the FB pin is outside this regulation window.

The power good window is defined with a typical upper specification of +90 mV and a lower specification of -70 mV below the FB voltage of 600 mV. When an overvoltage event occurs at the output, there is a typical propagation delay of 12 μ s prior to the PGOOD pin deassertion (logic low). When the output voltage re-enters the regulation window, there is a propagation delay of 12 μ s prior to PGOOD reasserting back to a logic high state. When the output is outside the regulation window, the PGOOD open drain switch is capable of sinking 1mA of current and provides 140 mV of drop across this switch. The user is free to tie the external pull-up resistor (R_{RES}) to any voltage rail up to 20 V. The following equation provides the proper external pull-up resistor value:

$$R_{PGD} = \frac{V_{EXT} - 140 \text{ mV}}{1 \text{ mA}}$$

where:

 R_{PGD} is the PGOOD external resistor. V_{EXT} is a user-chosen voltage rail.




Figure 79. Power Good, Output Voltage Monitoring Circuit




Figure 80. Power Good Timing Diagram, $t_{PGD} = 12 \, \mu s$ (Diagram May Look Disproportionate for Illustration Purposes.)





Figure 82. Ratiometric Tracking Circuit Implementation

VOLTAGE TRACKING

The ADP1874/ADP1875 feature a voltage-tracking function that facilitates proper power-up sequencing in applications that require tracking a master voltage. In this manner, the user is free to impose a master voltage that typically comes with a selectable or programmable ramp rate on slave or secondary power rails. To impose any voltage tracking relationship, the master voltage rise time must be longer than the slave voltage soft start period. This is particularly important in applications such as I/O voltage sequencing and core voltage applications where specific power sequencing is required.

Tracking is made possible by four inputs to the error amplifier, three of which are input pins to the IC. The TRACK and SS pins are positive inputs, and the FB pin provides the negative feedback from the output voltage via the divider network. The fourth input to the amplifier is the reference voltage of 0.6 V. The negative feedback pin (FB pin) regulates the output voltage to the lowest of the three positive inputs (TRACK, SS, and 0.6 V reference).


In all tracking configurations, the slave output can be set to as low as 0.6 V for a given operating condition. The master voltage must have a longer rise time than the slaves programmed soft start period; otherwise, the tracking relationship will not be observed at the slave output. Coincident and ratiometric tracking are two possible tracking configuration options offered by the ADP1874/ADP1875. Coincident tracking is the most commonly used tracking technique. It is primarily used in core and I/O sequencing applications. The ramp rate of the master voltage is fully imposed onto the ramp rate of the slave output voltage until it has reached its regulation setpoint. Connecting the TRACK pin, by differentially tapping onto the master voltage via a resistive divider of similar ratio to the slave feedback divider network, is depicted in Figure 83.



Rev. 0 | Page 25 of 44

The slave output tracks the master output dv/dt until the slave output regulation point is reached. Any influence by the master voltage thereafter will no longer be in effect. Ensure that the voltage forced on the slave TRACK pin is above 0.7 V at the end of TRACK phase. Voltages imposed on the TRACK pin below 0.7 V, once that tracking period has expired (steady state), may result in regulation inaccuracies due to the internal offsets of the error amplifier between TRACK and FB. Ratiometric tracking can be achieved by assigning the slave output to rise more quickly than the master voltage. The simplest way to perform ratiometric tracking is to differentially connect the slave TRACK pin to the FB pin of the master voltage IC. The slave output, however, must be limited to a fraction of the master voltage. In this tracking configuration, it is not recommended for the slave TRACK pin to terminate at a voltage lower than 0.6 V due to inaccuracies between the TRACK and FB inputs previously mentioned. It is

not recommended to force any voltage on the slave TRACK pin lower than 0.6 V. Figure 84 illustrates a circuit with a ratiometric tracking configuration. Setting $R_{TRK1} > R_{TRK2}$ ensures that the slave TRACK voltage will rise up more quickly (to the regulation point) than the master voltage.



APPLICATIONS INFORMATION FEEDBACK RESISTOR DIVIDER

The required resistor divider network can be determined for a

given V_{OUT} value because the internal band gap reference (V_{REF}) is fixed at 0.6 V. Selecting values for R_T and R_B determines the minimum output load current of the converter. Therefore, for a given value of R_B , the R_T value can be determined through the following expression:

$$R_T = R_B \times \frac{(V_{OUT} - 0.6 \text{ V})}{0.6 \text{ V}}$$

INDUCTOR SELECTION

The inductor value is inversely proportional to the inductor ripple current. The peak-to-peak ripple current is given by

$$\Delta I_L = K_I \times I_{LOAD} \approx \frac{I_{LOAD}}{3}$$

where K_I is typically 0.33.

The equation for the inductor value is given by

$$L = \frac{(V_{IN} - V_{OUT})}{\Delta I_L \times f_{SW}} \times \frac{V_{OUT}}{V_{IN}}$$

where:

 V_{IN} is the high voltage input.

VOUT is the desired output voltage.

 f_{SW} is the controller switching frequency (300 kHz, 600 kHz, or 1.0 MHz).

When selecting the inductor, choose an inductor saturation rating that is above the peak current level, and then calculate the inductor current ripple (see the Valley Current-Limit Setting section and Figure 85).




Figure 85. Peak Inductor Current vs. Valley Current Limit for 33%, 40%, and 50% of Inductor Ripple Current

Table	Table 8. Recommended inductors										
L (μH)	DCR (mΩ)	I _{SAT} (A)	Dimensions (mm)	Manufacturer	Model Number						
0.12	0.33	55	10.2 × 7	Würth Elek.	744303012						
0.22	0.33	30	10.2 × 7	Würth Elek.	744303022						
0.47	0.8	50	14.2 × 12.8	Würth Elek.	744355147						
0.72	1.65	35	10.5 × 10.2	Würth Elek.	744325072						
0.9	1.6	32	14×12.8	Würth Elek.	744318120						
1.2	1.8	25	10.5 × 10.2	Würth Elek.	744325120						
1.0	3.8	16	10.2 × 10.2	Würth Elek.	7443552100						
1.4	3.2	24	14×12.8	Würth Elek.	744318180						
2.0	2.0	23	10.2 × 10.2	Würth Elek.	7443551200						
0.8		27.5		Sumida	CEP125U-0R8						

Table 8. Recommended Inductors

OUTPUT RIPPLE VOLTAGE (ΔV_{RR})

The output ripple voltage is the ac component of the dc output voltage during steady state. For a ripple error of 1.0%, the output capacitor value needed to achieve this tolerance can be determined using the following equation. (Note that an accuracy of 1.0% is only possible during steady state conditions, not during load transients.)

 $\Delta V_{RR} = (0.01) \times V_{OUT}$

OUTPUT CAPACITOR SELECTION

The primary objective of the output capacitor is to facilitate the reduction of the output voltage ripple; however, the output capacitor also assists in the output voltage recovery during load transient events. For a given load current step, the output voltage ripple generated during this step event is inversely proportional to the value chosen for the output capacitor. The speed at which the output voltage settles during this recovery period depends on where the crossover frequency (loop bandwidth) is set. This crossover frequency is determined by the output capacitor, the equivalent series resistance (ESR) of the capacitor, and the compensation network.

To calculate the small signal voltage ripple (output ripple voltage) at the steady state operating point, use the following equation:

$$C_{OUT} = \Delta I_L \times \left(\frac{1}{8 \times f_{SW} \times \left[\Delta V_{RIPPLE} - (\Delta I_L \times ESR) \right]} \right)$$

where *ESR* is the equivalent series resistance of the output capacitors.

To calculate the output load step, use the following equation:

$$C_{OUT} = 2 \times \frac{\Delta I_{LOAD}}{f_{SW} \times (\Delta V_{DROOP} - (\Delta I_{LOAD} \times ESR))}$$

where ΔV_{DROOP} is the amount that V_{OUT} is allowed to deviate for a given positive load current step (ΔI_{LOAD}).

Ceramic capacitors are known to have low ESR. However, there is a trade-off in using the popular X5R capacitor technology because up to 80% of its capacitance may be lost due to derating as the voltage applied across the capacitor is increased (see Figure 86). Although X7R series capacitors can also be used, the available selection is limited to 22 μ F maximum.




Figure 86. Capacitance vs. DC Voltage Characteristics for Ceramic Capacitors

Electrolytic capacitors satisfy the bulk capacitance requirements for most high current applications. However, because the ESR of electrolytic capacitors is much higher than that of ceramic capacitors, several MLCCs should be mounted in parallel with the electrolytic capacitors to reduce the overall series resistance.

COMPENSATION NETWORK

Due to its current-mode architecture, the ADP1874/ADP1875 require Type II compensation. To determine the component values needed for compensation (resistance and capacitance values), it is necessary to examine the converter's overall loop gain (H) at the unity gain frequency ($f_{sw}/10$) when H = 1 V/V.

$$H = 1 \text{ V/V} = G_M \times G_{CS} \times \frac{V_{\text{REF}}}{V_{OUT}} \times Z_{COMP} \times Z_{FILT}$$

Examining each variable at high frequency enables the unitygain transfer function to be simplified to provide expressions for the R_{COMP} and C_{COMP} component values.

Output Filter Impedance (Z_{FILT})

Examining the filter's transfer function at high frequencies simplifies to

$$Z_{FILTER} = R_L \times \frac{1 + s \times ESR \times C_{OUT}}{1 + s(R_L + ESR)C_{OUT}}$$

at the crossover frequency (s = $2\pi f_{CROSS}$). ESR is the equivalent series resistance of the output capacitors.

Error Amplifier Output Impedance (Z_{COMP})

Assuming that C_{C2} is significantly smaller than C_{COMP} , C_{C2} can be omitted from the output impedance equation of the error amplifier. The transfer function simplifies to

$$Z_{COMP} = \frac{R_{COMP}}{f_{CROSS}} \times \sqrt{f_{CROSS}^2 + f_{ZERO}^2}$$

and

$$f_{CROSS} = \frac{1}{12} \times f_{SW}$$

where f_{ZERO} , the zero frequency, is set to be 1/4 the crossover frequency for the ADP1874.

Error Amplifier Gain (G_m)

The error amplifier gain (transconductance) is

$$G_{\rm m} = 500 \ \mu {\rm A/V} \ (\mu {\rm s})$$

Current-Sense Loop Gain (G_{cs})

The current-sense loop-gain is

$$G_{\rm CS} = \frac{1}{A_{\rm CS} \times R_{\rm ON}} \,\,({\rm A/V})$$

where:

 A_{CS} (V/V) is programmable for 3 V/V, 6 V/V, 12 V/V, and 24 V/V (see the Programming Resistor (RES) Detect Circuit and Valley Current-Limit Setting sections).

 R_{ON} is the channel impedance of the lower-side MOSFET.

Crossover Frequency

The crossover frequency is the frequency at which the overall loop (system) gain is 0 dB (H = 1 V/V). It is recommended for current-mode converters, such as the ADP1874, that the user set the crossover frequency between 1/10 and 1/15 the switching frequency.

$$f_{CROSS} = \frac{1}{12} f_{SW}$$

The relationship between $C_{\mbox{\scriptsize COMP}}$ and $f_{\mbox{\scriptsize ZERO}}$ (zero frequency) is as follows:

$$f_{ZERO} = \frac{1}{2\pi \times R_{COMP} \times C_{COMP}}$$

The zero frequency is set to 1/4 the crossover frequency.

Combining all of the above parameters results in

 $R_{COMP} =$

$$\frac{f_{CROSS}}{\sqrt{f_{CROSS}^{2} + f_{ZERO}^{2}}} \times \frac{\sqrt{1^{2} + \left(s(R_{L} + ESR)C_{OUT}\right)^{2}}}{\sqrt{1^{2} + \left(s \times ESR \times C_{OUT}\right)^{2}}} \times \frac{1}{R_{L}} \times \frac{V_{OUT}}{V_{REF}} \times \frac{1}{G_{M}G_{CS}}$$

where ESR is the equivalent series resistance of the output capacitors.

$$C_{COMP} = \frac{1}{2 \times \pi \times R_{COMP} \times f_{ZERO}}$$

EFFICIENCY CONSIDERATION

One of the important criteria to consider in constructing a dc-to-dc converter is efficiency. By definition, efficiency is the ratio of the output power to the input power. For high power applications at load currents up to 20 A, the following are important MOSFET parameters that aid in the selection process:

- V_{GS (TH)} is the MOSFET voltage applied between the gate and the source that starts channel conduction.
- R_{DS (ON)} is the MOSFET on resistance during channel conduction.
- Q_G is the total gate charge.
- C_{N1} is the input capacitance of the upper-side switch.
- C_{N2} is the input capacitance of the lower-side switch.

The following are the losses experienced through the external component during normal switching operation:

- Channel conduction loss (both the MOSFETs)
- MOSFET driver loss
- MOSFET switching loss
- Body diode conduction loss (lower-side MOSFET)
- Inductor loss (copper and core loss)

Channel Conduction Loss

During normal operation, the bulk of the loss in efficiency is due to the power dissipated through MOSFET channel conduction. Power loss through the upper-side MOSFET is directly proportional to the duty-cycle (D) for each switching period, and the power loss through the lower-side MOSFET is directly proportional to 1 - D for each switching period. The selection of MOSFETs is governed by the maximum dc load current that the converter is expected to deliver. In particular, the selection of the lower-side MOSFET is dictated by the maximum load current because a typical high current application employs duty cycles of less than 50%. Therefore, the lower-side MOSFET is in the on state for most of the switching period.

$$P_{NI,N2(CL)} = \left[D \times R_{NI(ON)} + (1 - D) \times R_{N2(ON)} \right] \times I_{LOAD}^{2}$$

MOSFET Driver Loss

Other dissipative elements are the MOSFET drivers. The contributing factors are the dc current flowing through a driver during operation and the Q_{GATE} parameter of the external MOSFETs.

$$P_{DR(LOSS)} = \left[V_{DR} \times \left(f_{SW} C_{upperFET} V_{DR} + I_{BIAS} \right) \right] + \left[VREG \times \left(f_{SW} C_{lowerFET} V_{REG} + I_{BIAS} \right) \right]$$

where:

 $C_{upperFET}$ is the input gate capacitance of the upper-side MOSFET. $C_{lowerFET}$ is the input gate capacitance of the lower-side MOSFET. I_{BLAS} is the dc current flowing into the upper- and lower-side drivers. V_{DR} is the driver bias voltage (that is, the low input voltage (VREG) minus the rectifier drop (see Figure 87)). VREG is the bias voltage.




Figure 87. Internal Rectifier Voltage Drop vs. Switching Frequency

Switching Loss

The SW node transitions due to the switching activities of the upper- and lower-side MOSFETs. This causes removal and replenishing of charge to and from the gate oxide layer of the MOSFET, as well as to and from the parasitic capacitance associated with the gate oxide edge overlap and the drain and source terminals. The current that enters and exits these charge paths presents additional loss during these transition times. This can be approximately quantified by using the following equation, which represents the time in which charge enters and exits these capacitive regions:

$$t_{SW-TRANS} = R_{GATE} \times C_{TOTAL}$$

where:

 C_{TOTAL} is the C_{GD} + C_{GS} of the external MOSFET. R_{GATE} is the gate input resistance of the external MOSFET.

The ratio of this time constant to the period of one switching cycle is the multiplying factor to be used in the following expression:

$$P_{SW(LOSS)} = \frac{t_{SW-TRANS}}{t_{SW}} \times I_{LOAD} \times V_{IN} \times 2$$

or

$$P_{SW(LOSS)} = f_{SW} \times R_{GATE} \times C_{TOTAL} \times I_{LOAD} \times V_{IN} \times 2$$

Diode Conduction Loss

The ADP1874/ADP1875 employ anti cross-conduction circuitry that prevents the upper- and lower-side MOSFETs from conducting current simultaneously. This overlap control is beneficial, avoiding large current flow that may lead to irreparable damage to the external components of the power stage. However, this blanking period comes with the trade-off of a diode conduction loss occurring immediately after the MOSFET change states and continuing well into idle mode. The amount of loss through the body diode of the lower-side MOSFET during the anti-overlap state is given by the following expression:

$$P_{BODY(LOSS)} = \frac{t_{BODY(LOSS)}}{t_{SW}} \times I_{LOAD} \times V_F \times 2$$

where:

 $t_{BODY(LOSS)}$ is the body conduction time (see Figure 88 for dead time periods).

*t*_{SW} is the period per switching cycle.

 V_F is the forward drop of the body diode during conduction. (See the selected external MOSFET data sheet for more information about the V_F parameter.)




Figure 88. Body Diode Conduction Time vs. Low Voltage Input (VREG)

Inductor Loss

During normal conduction mode, further power loss is caused by the conduction of current through the inductor windings, which have dc resistance (DCR). Typically, larger sized inductors have smaller DCR values.

The inductor core loss is a result of the eddy currents generated within the core material. These eddy currents are induced by the changing flux, which is produced by the current flowing through the windings. The amount of inductor core loss depends on the core material, the flux swing, the frequency, and the core volume. Ferrite inductors have the lowest core losses, whereas powdered iron inductors have higher core losses. It is recommended to use shielded ferrite core material type inductors with the ADP1874/ADP1875 for a high current, dc-to-dc switching application to achieve minimal loss and negligible electromagnetic interference (EMI).

$$P_{DCR(LOSS)} = DCR \times I_{LOAD}^2 + Core \ Loss$$

INPUT CAPACITOR SELECTION

The goal in selecting an input capacitor is to reduce or minimize input voltage ripple and to reduce the high frequency source impedance, which is essential for achieving predictable loop stability and transient performance.

The problem with using bulk capacitors, other than their physical geometries, is their large equivalent series resistance (ESR) and large equivalent series inductance (ESL). Aluminum electrolytic capacitors have such high ESR that they cause undesired input voltage ripple magnitudes and are generally not effective at high switching frequencies.

If bulk electrolytic capacitors are used, it is recommended to use multilayered ceramic capacitors (MLCC) in parallel due to their low ESR values. This dramatically reduces the input voltage ripple amplitude as long as the MLCCs are mounted directly across the drain of the upper-side MOSFET and the source terminal of the lower-side MOSFET (see the Layout Considerations section). Improper placement and mounting of these MLCCs may cancel their effectiveness due to stray inductance and an increase in trace impedance.

$$I_{CIN,RMS} = I_{LOAD,MAX} \times \frac{\sqrt{V_{OUT} \times (V_{IN} - V_{OUT})}}{V_{OUT}}$$

The maximum input voltage ripple and maximum input capacitor rms current occur at the end of the duration of 1 - D while the upper-side MOSFET is in the off state. The input capacitor rms current reaches its maximum at Time D. When calculating the maximum input voltage ripple, account for the ESR of the input capacitor as follows:

$$V_{MAX,RIPPLE} = V_{RIPP} + (I_{LOAD,MAX} \times ESR)$$

where:

 V_{RIPP} is usually 1% of the minimum voltage input.

 $I_{LOAD,MAX}$ is the maximum load current.

ESR is the equivalent series resistance rating of the input capacitor.

Inserting $V_{MAX,RIPPLE}$ into the charge balance equation to calculate the minimum input capacitor requirement gives

$$C_{IN,min} = \frac{I_{LOAD,MAX}}{V_{MAX,RIPPLE}} \times \frac{D(1-D)}{f_{SW}}$$

or

9347-080

$$C_{IN,min} = \frac{I_{LOAD,MAX}}{4f_{SW}V_{MAX,RIPPLE}}$$

where D = 50%.

THERMAL CONSIDERATIONS

The ADP1874/ADP1875 are used for dc-to-dc, step down, high current applications that have an on-board controller, an on-board LDO, and on-board MOSFET drivers. Because applications may require up to 20 A of load current and be subjected to high ambient temperature, the selection of external upper- and lower-side MOSFETs must be associated with careful thermal consideration to not exceed the maximum allowable junction temperature of 125°C. To avoid permanent or irreparable damage, if the junction temperature reaches or exceeds 155°C, the part enters thermal shutdown, turning off both external MOSFETs and is not reenabled until the junction temperature cools to 140°C (see the On-Board Low Dropout Regulator section).

In addition, it is important to consider the thermal impedance of the package. Because the ADP1874/ADP1875 employ an on-board LDO, the ac current (fxCxV) consumed by the internal drivers to drive the external MOSFETs, adds another element of power dissipation across the internal LDO. Equation 3 shows the power dissipation calculations for the integrated drivers and for the internal LDO.

Table 9 lists the thermal impedance for the ADP1874/ADP1875, which are available in a 16-lead QSOP.

Table 9. Thermal Impedance for 16-lead QSOP

Parameter	Thermal Impedance
16-Lead QSOP θ _{JA}	
4-Layer Board	104°C/W

Figure 89 specifies the maximum allowable ambient temperature that can surround the ADP1874/ADP1875 IC for a specified high input voltage ($V_{\rm IN}$). Figure 89 illustrates the temperature derating conditions for each available switching frequency for low, typical, and high output setpoints for the 16-lead QSOP package. All temperature derating criteria are based on a maximum IC junction temperature of 125°C.




Figure 89. Ambient Temperature vs. V_{IN} , 4-Layer EVB, $C_{IN} = 4.3$ nF (Upper-/Lower-Side MOSFET)

The maximum junction temperature allowed for the ADP1874/ ADP1875 ICs is 125°C. This means that the sum of the ambient temperature (T_A) and the rise in package temperature (T_R), which is caused by the thermal impedance of the package and the internal power dissipation, should not exceed 125°C, as dictated by the following expression:

$$T_J = T_R \times T_A \tag{1}$$

where:

 T_J is the maximum junction temperature.

 T_R is the rise in package temperature due to the power dissipated from within.

 T_A is the ambient temperature.

The rise in package temperature is directly proportional to its thermal impedance characteristics. The following equation represents this proportionality relationship:

$$T_R = \theta_{JA} \times P_{DR(LOSS)} \tag{2}$$

where:

 θ_{JA} is the thermal resistance of the package from the junction to the outside surface of the die, where it meets the surrounding air. $P_{DR(LOSS)}$ is the overall power dissipated by the IC.

The bulk of the power dissipated is due to the gate capacitance of the external MOSFETs and current running through the on-board LDO. The power loss equations for the MOSFET drivers and internal low dropout regulator (see the MOSFET Driver Loss section and the Efficiency Consideration section) are

$$P_{DR(LOSS)} = [V_{DR} \times (f_{SW}C_{upperET}V_{DR} + I_{BIAS})] + [VREG \times (f_{SW}C_{lowerFET} VREG + I_{BIAS})]$$
(3)

where:

 $C_{upperFET}$ is the input gate capacitance of the upper-side MOSFET. $C_{lowerFET}$ is the input gate capacitance of the lower-side MOSFET. I_{BLAS} is the dc current (2 mA) flowing into the upper- and lower-side drivers.

 V_{DR} is the driver bias voltage (the low input voltage (VREG) minus the rectifier drop (see Figure 87)).

VREG is the LDO output/bias voltage.

$$P_{DISS(LDO)} = P_{DR(LOSS)} + (V_{IN} - VREG) \times (f_{SW} \times C_{TOTAL} \times VREG + I_{BIAS})$$
(4)

where:

 $P_{DISS(LDO)}$ is the power dissipated through the pass device in the LDO block across VIN and VREG.

 $P_{DR(LOSS)}$ is the MOSFET driver loss.

*V*_{*IN*} is the high voltage input.

VREG is the LDO output voltage and bias voltage.

 C_{TOTAL} is the C_{GD} + C_{GS} of the external MOSFET.

IBIAS is the dc input bias current.

For example, if the external MOSFET characteristics are θ_{JA} (16-lead QSOP) = 104°C/W, f_{SW} = 300 kHz, I_{BIAS} = 2 mA, $C_{upperFET}$ = 3.3 nF, $C_{lowerFET}$ = 3.3 nF, V_{DR} = 4.62 V, and VREG = 5.0 V, then the power loss is

$$P_{DR(LOSS)} = \left[V_{DR} \times (f_{SW} C_{upperFET} V_{DR} + I_{BIAS}) \right] + \left[VREG \times (f_{SW} C_{lowerFET} VREG + I_{BIAS}) \right] \\ = (4.62 \times (300 \times 10^3 \times 3.3 \times 10^{-9} \times 4.62 + 0.002)) + (5.0 \times (300 \times 10^3 \times 3.3 \times 10^{-9} \times 5.0 + 0.002)) \\ = 57.12 \text{ mW} \\ P_{DISS(LDO)} = (V_{IN} - VREG) \times (f_{SW} \times C_{total} \times VREG + I_{BIAS}) \\ = (4.62 \times 10^{-9} \times 10^{-9}$$

$$= (13 V - 5 V) \times (300 \times 10^{3} \times 3.3 \times 10^{-9} \times 5 + 0.002)$$

= 55.6 mW

 $P_{DISS(TOTAL)} = P_{DISS(LDO)} + P_{DR(LOSS)}$ = 77.13 mW + 55.6 mW = 132.73 mW

The rise in package temperature (for 16-lead QSOP) is

 $T_R = \theta_{JA} \times P_{DR(LOSS)}$ = 104°C × 132.05 mW = 13.7°C

Assuming a maximum ambient temperature environment of 85°C,

 $T_J = T_R \times T_A = 13.7^{\circ}\text{C} + 85^{\circ}\text{C} = 98.7^{\circ}\text{C}$

which is below the maximum junction temperature of 125°C.

DESIGN EXAMPLE

The ADP1874/ADP1875 are easy to use, requiring only a few design criteria. For example, the example outlined in this section uses only four design criteria: $V_{OUT} = 1.8 \text{ V}$, $I_{LOAD} = 15 \text{ A}$ (pulsing), $V_{IN} = 12 \text{ V}$ (typical), and $f_{SW} = 300 \text{ kHz}$.

Input Capacitor

The maximum input voltage ripple is usually 1% of the minimum input voltage ($11.8 \text{ V} \times 0.01 = 120 \text{ mV}$).

$$V_{RIPP} = 120 \text{ mV}$$

$$V_{MAX,RIPPLE} = V_{RIPP} - (I_{LOAD,MAX} \times ESR)$$

$$= 120 \text{ mV} - (15 \text{ A} \times 0.001) = 45 \text{ mV}$$

$$C_{IN,min} = \frac{I_{LOAD,MAX}}{4 f_{SW} V_{MAX,RIPPLE}} = \frac{15 \text{ A}}{4 \times 300 \times 10^3 \times 105 \text{ mV}}$$

$$= 120 \text{ }\mu\text{F}$$

Choose five 22 μ F ceramic capacitors. The overall ESR of five 22 μ F ceramic capacitors is less than 1 m Ω .

$$I_{RMS} = I_{LOAD}/2 = 7.5 \text{ A}$$

 $P_{CIN} = (I_{RMS})^2 \times ESR = (7.5 \text{ A})^2 \times 1 \text{ m}\Omega = 56.25 \text{ mW}$

Inductor

Determine inductor ripple current amplitude as follows:

$$\Delta I_L \approx \frac{I_{LOAD}}{3} = 5 \text{ A}$$

Therefore, calculating for the inductor value

$$L = \frac{(V_{IN,MAX} - V_{OUT})}{\Delta I_L \times f_{SW}} \times \frac{V_{OUT}}{V_{IN,MAX}}$$
$$= \frac{(13.2 \text{ V} - 1.8 \text{ V})}{5 \text{ V} \times 300 \times 10^3} \times \frac{1.8 \text{ V}}{13.2 \text{ V}}$$
$$= 1.03 \,\mu\text{H}$$

The inductor peak current is approximately

 $15 \text{ A} + (5 \text{ A} \times 0.5) = 17.5 \text{ A}$

Therefore, an appropriate inductor selection is 1.0 μ H with DCR = 3.3 m Ω (Würth Elektronik 7443552100) from Table 10 with peak current handling of 20 A.

$$P_{DCR(LOSS)} = DCR \times I_L^2$$

= 0.003 × (15 A)² = 675 mW

Current Limit Programming

The valley current is approximately

 $15 \text{ A} - (5 \text{ A} \times 0.5) = 12.5 \text{ A}$

Assuming a lower-side MOSFET R_{ON} of 4.5 m Ω and 13 A as the valley current limit from Table 7 and Figure 71 indicates, a programming resistor (RES) of 100 k Ω corresponds to an A_{CS} of 24 V/V.

Choose a programmable resistor of $R_{RES} = 100 \text{ k}\Omega$ for a currentsense gain of 24 V/V.

Output Capacitor

Assume that a load step of 15 A occurs at the output and no more than 5% output deviation is allowed from the steady state operating point. In this case, the ADP1874 advantage is that, because the frequency is pseudo-fixed, the converter is able to respond quickly because of the immediate, though temporary, increase in switching frequency.

 $\Delta V_{DROOP} = 0.05 \times 1.8 \text{ V} = 90 \text{ mV}$

Assuming that the overall ESR of the output capacitor ranges from 5 m Ω to 10 m $\Omega,$

$$C_{OUT} = 2 \times \frac{\Delta I_{LOAD}}{f_{SW} \times (\Delta V_{DROOP})}$$
$$= 2 \times \frac{15 \text{ A}}{300 \times 10^3 \times (90 \text{ mV})}$$
$$= 1.11 \text{ mF}$$

Therefore, an appropriate inductor selection is five 270 μ F polymer capacitors with a combined ESR of 3.5 m Ω .

Assuming an overshoot of 45 mV, determine if the output capacitor that was calculated previously is adequate.

$$C_{OUT} = \frac{(L \times I^2_{LOAD})}{((V_{OUT} - \Delta V_{OVSHT})^2 - (V_{OUT})^2)}$$
$$= \frac{1 \times 10^{-6} \times (15 \text{ A})^2}{(1.8 - 45 \text{ mV})^2 - (1.8)^2}$$
$$= 1.4 \text{ mF}$$

Choose five 270 μF polymer capacitors.

The rms current through the output capacitor is

$$I_{RMS} = \frac{1}{2} \times \frac{1}{\sqrt{3}} \frac{(V_{IN,MAX} - V_{OUT})}{L \times f_{SW}} \times \frac{V_{OUT}}{V_{IN,MAX}}$$
$$= \frac{1}{2} \times \frac{1}{\sqrt{3}} \frac{(13.2 \text{ V} - 1.8 \text{ V})}{1 \,\mu\text{F} \times 300 \times 10^3} \times \frac{1.8 \text{ V}}{13.2 \text{ V}} = 1.49 \text{ A}$$

The power loss dissipated through the ESR of the output capacitor is

$$P_{COUT} = (I_{RMS})^2 \times ESR = (1.5 \text{ A})^2 \times 1.4 \text{ m}\Omega = 3.15 \text{ mW}$$

Feedback Resistor Network Setup

Choosing $R_B = 1 \ k\Omega$ as an example, calculate R_T as follows:

$$R_T = 1 \,\mathrm{k}\Omega \times \frac{(1.8 \,\mathrm{V} - 0.6 \,\mathrm{V})}{0.6 \,\mathrm{V}} = 2 \,\mathrm{k}\Omega$$

Compensation Network

To calculate R_{COMP}, C_{COMP}, and C_{PAR}, the transconductance parameter and the current-sense gain variable are required. The transconductance parameter (G_m) is 500 μ A/V, and the current-sense loop gain is

$$G_{CS} = \frac{1}{A_{CS} \times R_{ON}} = \frac{1}{24 \times 0.005} = 8.33 \text{ A/V}$$

where A_{CS} and R_{ON} are taken from setting up the current limit (see the Programming Resistor (RES) Detect Circuit section and the Valley Current-Limit Setting section).

The crossover frequency is 1/12 the switching frequency.

The zero frequency is 1/4 the crossover frequency.

 $R_{COMP} =$

$$\frac{f_{CROSS}}{\sqrt{f_{CROSS}^2 + f_{ZERO}^2}} \times \frac{\sqrt{1^2 + \left(s(R_L + ESR)C_{OUT}\right)^2}}{\sqrt{1^2 + \left(s \times ESR \times C_{OUT}\right)^2}} \times \frac{1}{R_L} \times \frac{V_{OUT}}{V_{REF}} \times \frac{1}{G_M G_{CS}}$$

$$\begin{split} R_{COMP} &= \frac{25K}{\sqrt{25k^2 + 6.25k^2}} \times \frac{\sqrt{1^2 + (2\pi \times 25k \times ((1.8/15) + 0.0035) \times 0.0011)^2}}{\sqrt{1^2 + (2\pi \times 25k \times 0.0035 \times 0.0011)^2}} \times \\ \frac{1.8}{0.6} \times \frac{1}{500 \times 10^{-6} \times 8.3} \times \frac{15}{1.8} \\ &= 60.25 \text{ k}\Omega \end{split}$$

$$C_{COMP} = \frac{1}{2\pi R_{COMP} f_{ZERO}}$$

$$= \frac{1}{2 \times 3.14 \times 60.25 \times 10^{3} \times 6.25 \times 10^{3}}$$

= 423 pF

Loss Calculations

Duty cycle = 1.8/12 V = 0.15

 $R_{\rm ON\,(N2)}=5.4~m\Omega$

 $t_{BODY(LOSS)} = 20 \text{ ns}$ (body conduction time)

 $V_F = 0.84 \text{ V}$ (MOSFET forward voltage)

C_{IN} = 3.3 nF (MOSFET gate input capacitance)

 $Q_{N1,N2} = 17 \text{ nC}$ (total MOSFET gate charge)

 $R_{GATE} = 1.5 \Omega$ (MOSFET gate input resistance)

$$P_{N1,N2(CL)} = \left[D \times R_{N1(ON)} + (1-D) \times R_{N2(ON)} \right] \times I_{LOAD}^2$$

= (0.15 × 0.0054 + 0.85 × 0.0054) × (15 A)²
= 1.215 W

$$P_{BODY(LOSS)} = \frac{t_{BODY(LOSS)}}{t_{SW}} \times I_{LOAD} \times V_F \times 2$$

= 20 ns × 300 × 10³ × 15 A × 0.84 × 2
= 151.2 mW

 $P_{SW(LOSS)} = f_{SW} \times R_{GATE} \times C_{TOTAL} \times I_{LOAD} \times V_{IN} \times 2$ = 300 × 10³ × 1.5 Ω × 3.3 × 10⁻⁹ × 15 A × 12 × 2 = 534.6 mW

$$P_{DR(LOSS)} = \left[V_{DR} \times \left(f_{SW} C_{upperFET} V_{DR} + I_{BIAS} \right) \right] + \left[VREG \times \left(f_{SW} C_{lowerFET} VREG + I_{BIAS} \right) \right]$$

= (4.62 × (300 × 10³ × 3.3 × 10⁻⁹ × 4.62 + 0.002)) +

 $(5.0 \times (300 \times 10^{3} \times 3.3 \times 10^{-9} \times 5.0 + 0.002))$

 $P_{DISS(LDO)} = (V_{IN} - VREG) \times (f_{SW} \times C_{total} \times VREG + I_{BLAS})$ = (13 V - 5 V) × (300 × 10³ × 3.3 × 10⁻⁹ × 5 + 0.002) = 55.6 mW

$$P_{COUT} = (I_{RMS})^2 \times ESR = (1.5 \text{ A})^2 \times 1.4 \text{ m}\Omega = 3.15 \text{ mW}$$

$$P_{DCR(LOSS)} = DCR \times I_{LOAD}^2 = 0.003 \times (15 \text{ A})^2 = 675 \text{ mW}$$

 $P_{CIN} = (I_{RMS})^2 \times ESR = (7.5 \text{ A})^2 \times 1 \text{ m}\Omega = 56.25 \text{ mW}$

$$\begin{split} P_{\text{LOSS}} = P_{\text{N1,N2}} + P_{\text{BODY(LOSS)}} + P_{\text{SW}} + P_{\text{DCR}} + P_{\text{DR}} + P_{\text{DISS(LDO)}} + \\ P_{\text{COUT}} + P_{\text{CIN}} \end{split}$$

= 1.215 W + 151.2 mW + 534.6 mW + 57.12 mW + 55.6 + 3.15 mW + 675 mW + 56.25 mW = 2.655 W

EXTERNAL COMPONENT RECOMMENDATIONS

The configurations listed in Table 10 are with $f_{CROSS} = 1/12 \times f_{SW}$, $f_{ZERO} = \frac{1}{4} \times f_{CROSS}$, $R_{RES} = 100 \text{ k}\Omega$, $R_{BOT} = 1 \text{ k}\Omega$, $R_{ON} = 5.4 \text{ m}\Omega$ (BSC042N03MS G), VREG = 5 V (float), and a maximum load current of 14 A.

The ADP1875 models listed in Table 10 are the PSM versions of the device.

Table 10. External Component Values

		ng Code Second Line)									
SAP Model	ADP1874	ADP1875	V _{оυт} (V)	V _{IN} (V)	C _{IN} (μF)	C ουτ (μ F)	L¹ (μΗ)	Rc (kΩ)	С _{сомР} (pF)	C _{PAR} (pF)	R _{τορ} (kΩ)
ADP1874ARQZ-0.3-R7/	1874/0.3	1875/0.3	0.8	13	5 × 22 ²	5 × 560 ³	0.72	56.9	620	62	0.3
ADP1875ARQZ-0.3-R7	1874/0.3	1875/0.3	1.2	13	5×22^{2}	4×560^{3}	1.0	56.9	620	62	1.0
	1874/0.3	1875/0.3	1.8	13	4×22^{2}	4×270^4	1.2	56.9	470	47	2.0
	1874/0.3	1875/0.3	2.5	13	4×22^{2}	3×270^{4}	1.53	57.6	470	47	3.2
	1874/0.3	1875/0.3	3.3	13	5×22^{2}	2 × 330 ⁵	2.0	56.9	470	47	4.5
	1874/0.3	1875/0.3	5	13	4×22^{2}	330⁵	3.27	40.7	680	68	7.3
	1874/0.3	1875/0.3	7	13	4×22^{2}	$22^2 + (4 \times 47^6)$	3.44	40.7	680	68	10.7
	1874/0.3	1875/0.3	1.2	16.5	4×22^{2}	4 × 560 ³	1.0	56.9	620	62	1.0
	1874/0.3	1875/0.3	1.8	16.5	3×22^{2}	4×270^{4}	1.0	56.9	470	47	2.0
	1874/0.3	1875/0.3	2.5	16.5	3×22^{2}	4×270^{4}	1.67	57.6	470	47	3.2
	1874/0.3	1875/0.3	3.3	16.5	3×22^{2}	2 × 330⁵	2.00	56.9	510	51	4.5
	1874/0.3	1875/0.3	5	16.5	3×22^{2}	2×150^{7}	3.84	41.2	680	68	7.3
	1874/0.3	1875/0.3	7	16.5	3×22^{2}	$22^2 + 4 \times 47^6$	4.44	40.7	680	68	10.7
ADP1874ARQZ-0.6-R7/	1874/0.6	1875/0.6	0.8	5.5	5 × 22 ²	4 × 560 ³	0.22	56.2	300	300	0.3
ADP1875ARQZ-0.6-R7	1874/0.6	1875/0.6	1.2	5.5	5×22^{2}	4×270^{4}	0.47	56.9	270	27	1.0
	1874/0.6	1875/0.6	1.8	5.5	5×22^{2}	3×270^{4}	0.47	56.9	220	22	2.0
	1874/0.6	1875/0.6	2.5	5.5	5×22^{2}	3 × 180 ⁸	0.47	56.9	220	22	3.2
	1874/0.6	1875/0.6	1.2	13	3×22^{2}	5 × 2704	0.47	56.9	360	36	1.0
	1874/0.6	1875/0.6	1.8	13	5×10^{9}	3 × 330⁵	0.47	56.2	270	27	2.0
	1874/0.6	1875/0.6	2.5	13	5×10^{9}	3×270^{4}	0.90	57.6	240	24	3.2
	1874/0.6	1875/0.6	3.3	13	5×10^{9}	2×270^{4}	1.00	57.6	240	24	4.5
	1874/0.6	1875/0.6	5	13	5×10^{9}	150 ⁷	1.76	40.7	360	36	7.3
	1874/0.6	1875/0.6	1.2	16.5	3×10^{9}	4×270^{4}	0.47	56.9	300	30	1.0
	1874/0.6	1875/0.6	1.8	16.5	4×10^{9}	2 × 330⁵	0.72	53.6	270	27	2.0
	1874/0.6	1875/0.6	2.5	16.5	4×10^{9}	3×270^{4}	0.90	57.6	270	27	3.2
	1874/0.6	1875/0.6	3.3	16.5	4×10^{9}	330⁵	1.0	53.0	270	27	4.5
	1874/0.6	1875/0.6	5	16.5	4×10^{9}	4×47^{6}	2.0	41.2	360	36	7.3
	1874/0.6	1875/0.6	7	16.5	4×10^{9}	3 × 47 ⁶	2.0	40.7	300	30	10.7

	Marking Code (First Line/Second Line)										
SAP Model	ADP1874	ADP1875	V _{оυт} (V)	V _{IN} (V)	C _{iN} (μF)	C ουτ (μ F)	L¹ (μΗ)	Rc (kΩ)	С _{сомр} (pF)	C _{PAR} (pF)	R _{то} (kΩ)
ADP1874ARQZ-1.0-R7/	1874/1.0	1875/1.0	0.8	5.5	5 × 22 ²	4 × 270 ⁴	0.22	54.9	200	20	0.3
ADP1875ARQZ-1.0-R7	1874/1.0	1875/1.0	1.2	5.5	5×22^{2}	2 × 330 ⁵	0.22	49.3	220	22	1.0
	1874/1.0	1875/1.0	1.8	5.5	3×22^{2}	3 × 180 ⁸	0.22	56.9	130	13	2.0
	1874/1.0	1875/1.0	2.5	5.5	3×22^{2}	270 ⁴	0.22	54.9	130	13	3.2
	1874/1.0	1875/1.0	1.2	13	3×10^{9}	3 × 330⁵	0.22	53.6	200	20	1.0
	1874/1.0	1875/1.0	1.8	13	4×10^{9}	3×270^{4}	0.47	56.9	180	18	2.0
	1874/1.0	1875/1.0	2.5	13	4×10^{9}	270 ⁴	0.47	54.9	180	18	3.2
	1874/1.0	1875/1.0	3.3	13	5×10^{9}	270 ⁴	0.72	56.2	180	18	4.5
	1874/1.0	1875/1.0	5	13	4×10^{9}	3 × 47 ⁶	1.0	40.7	220	22	7.3
	1874/1.0	1875/1.0	1.2	16.5	3×10^{9}	4×270^4	0.47	56.9	270	27	1.0
	1874/1.0	1875/1.0	1.8	16.5	3×10^{9}	3×270^{4}	0.47	56.9	220	22	2.0
	1874/1.0	1875/1.0	2.5	16.5	4×10^{9}	3 × 180 ⁸	0.72	56.9	200	20	3.2
	1874/1.0	1875/1.0	3.3	16.5	4×10^{9}	270 ⁴	0.72	56.2	180	18	4.5
	1874/1.0	1875/1.0	5	16.5	3×10^{9}	3×47^{6}	1.2	40.7	220	22	7.3
	1874/1.0	1875/1.0	7	16.5	3×10^{9}	$22^2 + 47^6$	1.2	40.7	180	18	10.7

¹ See the Inductor Selection section and Table 11.

² 22 μF Murata 25 V, X7R, 1210 GRM32ER71E226KE15L (3.2 mm × 2.5 mm × 2.5 mm).
 ³ 560 μF Panasonic (SP-series) 2 V, 7 mΩ, 3.7 A EEFUE0D561LR (4.3 mm × 7.3 mm × 4.2 mm).
 ⁴ 270 μF Panasonic (SP-series) 4 V, 7 mΩ, 3.7 A EEFUE0G271LR (4.3 mm × 7.3 mm × 4.2 mm).
 ⁵ 330 μF Panasonic (SP-series) 4 V, 12 mΩ, 3.3 A EEFUE0G331R (4.3 mm × 7.3 mm × 4.2 mm).
 ⁶ 47 μF Murata 16 V, XSR, 1210 GRM32ER61C476KE15L (3.2 mm × 2.5 mm × 2.5 mm).

 7 150 μF Panasonic (SP-series) 6.3 V, 10 m Ω , 3.5 A EEFUE0J151XR (4.3 mm \times 7.3 mm \times 4.2 mm).

⁸ 180 μF Panasonic (SP-series) 4 V, 10 mΩ, 3.5 A EEFUE0G181XR (4.3 mm × 7.3 mm × 4.2 mm). ⁹ 10 μF TDK 25 V, X7R, 1210 C3225X7R1E106M.

Table 11. Recommended Inductors

L (µH)	DCR (mΩ)	I _{SAT} (A)	Dimension (mm)	Manufacturer	Model Number
0.12	0.33	55	10.2 × 7	Würth Elektronik	744303012
0.22	0.33	30	10.2 × 7	Würth Elektronik	744303022
0.47	0.8	50	14.2 × 12.8	Würth Elektronik	744355147
0.72	1.65	35	10.5 × 10.2	Würth Elektronik	744325072
0.9	1.6	32	14 × 12.8	Würth Elektronik	744318120
1.2	1.8	25	10.5 × 10.2	Würth Elektronik	744325120
1.0	3.8	16	10.2 × 10.2	Würth Elektronik	7443552100
1.4	3.2	24	14 × 12.8	Würth Elektronik	744318180
2.0	2.6	23	10.2 × 10.2	Würth Elektronik	7443551200
0.8		27.5		Sumida	CEP125U-0R8

Table 12. Recommended MOSFETs

V _{GS} = 4.5 V	R _{on} (mΩ)	I _D (A)	V _{DS} (V)	C _{IN} (nF)	Q _{TOTAL} (nC)	Package	Manufacturer	Model Number
Upper-Side MOSFET (Q1/Q2)	5.4	47	30	3.2	20	PG-TDSON8	Infineon	BSC042N03MS G
	10.2	53	30	1.6	10	PG-TDSON8	Infineon	BSC080N03MS G
	6.0	19	30		35	SO-8	Vishay	Si4842DY
	9	14	30	2.4	25	SO-8	International Rectifier	IRF7811
Lower-Side MOSFET (Q3/Q4)	5.4	47	30	3.2	20	PG-TDSON8	Infineon	BSC042N03MS G
	10.2	82	30	1.6	10	PG-TDSON8	Infineon	BSC080N03MS G
	6.0	19	30		35	SO-8	Vishay	Si4842DY

LAYOUT CONSIDERATIONS

The performance of a dc-to-dc converter depends highly on how the voltage and current paths are configured on the printed circuit board (PCB). Optimizing the placement of sensitive analog and power components is essential to minimize output ripple, maintain tight regulation specifications, and reduce PWM jitter and electromagnetic interference. Figure 90 shows the schematic of a typical ADP1874/ADP1875 used for a high current application. Blue traces denote high current pathways. VIN, PGND, and V_{OUT} traces should be wide and possibly replicated, descending down into the multiple layers. Vias should populate, mainly around the positive and negative terminals of the input and output capacitors, alongside the source of Q1/Q2, the drain of Q3/Q4, and the inductor.

09347-092




Figure 90. ADP1874 High Current Evaluation Board Schematic (Blue Traces Indicate High Current Paths)




Figure 91. Overall Layout of the ADP1870 High Current Evaluation Board

Rev. 0 | Page 36 of 44




Figure 92. Layer 2 of Evaluation Board




Figure 93. Layer 3 of Evaluation Board




Figure 94. Layer 4 (Bottom Layer) of Evaluation Board

IC SECTION (LEFT SIDE OF EVALUATION BOARD)

A dedicated plane for the analog ground plane (GND) should be separate from the main power ground plane (PGND). With the shortest path possible, connect the analog ground plane to the GND pin (Pin 5). This plane should be on only the top layer of the evaluation board. To avoid crosstalk interference, there should not be any other voltage or current pathway directly below this plane on Layer 2, Layer 3, or Layer 4. Connect the negative terminals of all sensitive analog components to the analog ground plane. Examples of such sensitive analog components include the resistor divider's bottom resistor, the high frequency bypass capacitor for biasing $(0.1 \ \mu\text{F})$, and the compensation network.

Mount a 1 μ F bypass capacitor directly across the VREG pin (Pin 7) and the PGND pin (Pin 13). In addition, a 0.1 μ F should be tied across the VREG pin (Pin 7) and the GND pin (Pin 5).

POWER SECTION

As shown in Figure 91, an appropriate configuration to localize large current transfer from the high voltage input (V_{IN}) to the output (V_{OUT}) and then back to the power ground is to put the V_{IN} plane on the left, the output plane on the right, and the main power ground plane in between the two. Current transfers from the input capacitors to the output capacitors, through Q1/Q2, during the on state (see Figure 95). The direction of this current (yellow arrow) is maintained as Q1/Q2 turns off and Q3/Q4 turns on. When Q3/Q4 turns on, the current direction continues to be maintained (yellow arrow) as it circles from the bulk capacitor power ground terminal to the output capacitors, through Q3/Q4. Arranging the power planes in this manner minimizes the area in which changes in flux occur if the current through Q1/Q2 stops abruptly. Sudden changes in flux, usually at the source terminals of Q1/Q2 and the drain terminal of Q3/Q4, cause large dv/dt at the SW node.

The SW node is near the top of the evaluation board. The SW node should use the least amount of area possible and be away from any sensitive analog circuitry and components. This is because the SW node is where most sudden changes in flux density occur. When possible, replicate this pad onto Layer 2 and Layer 3 for thermal relief and eliminate any other voltage and current pathways directly beneath the SW node plane. Populate the SW node plane with vias, mainly around the exposed pad of the inductor terminal and around the perimeter of the source of Q1/Q2 and the drain of Q3/Q4. The output voltage power plane (V_{OUT}) is at the rightmost end of the evaluation board. This plane should be replicated, descending down to multiple layers with vias surrounding the inductor terminal and the positive terminals of the output bulk capacitors. Ensure that the negative terminals of the output capacitors are placed close to the main power ground (PGND), as previously mentioned. All of these points form a tight circle (component geometry permitting) that minimizes the area of flux change as the event switches between D and 1 - D.




Figure 95. Primary Current Pathways During the On State of the Upper-Side MOSFET (Left Arrow) and the On State of the Lower-Side MOSFET (Right Arrow)

Rev. 0 | Page 38 of 44

DIFFERENTIAL SENSING

Because the ADP1874/ADP1875 operate in valley currentmode control, a differential voltage reading is taken across the drain and source of the lower-side MOSFET. The drain of the lower-side MOSFET should be connected as close as possible to the SW pin (Pin 15) of the IC. Likewise, the source should be connected as close as possible to the PGND pin (Pin 13) of the IC. When possible, both of these track lines should be narrow and away from any other active device or voltage/current path.






Figure 96. Drain/Source Tracking Tapping of the Lower-Side MOSFET for CS Amp Differential Sensing (Yellow Sense Line on Layer 2).

Differential sensing should also be employed between the outermost output capacitor and the feedback resistor divider (see Figure 93 and Figure 94). Connect the positive terminal of the output capacitor to the top resistor (R_T). Connect the negative terminal of the output capacitor to the negative terminal of the bottom resistor, which connects to the analog ground plane as well. Both of these track lines, as previously mentioned, should be narrow and away from any other active device or voltage/ current path.

TYPICAL APPLICATION CIRCUITS

12 A, 300 kHz HIGH CURRENT APPLICATION CIRCUIT





5.5 V INPUT, 600 kHz APPLICATION CIRCUIT





Figure 98. Application Circuit for 5.5 V Input, 2.5 V Output, 12 A, 600 kHz (Q2/Q4 No Connect)

9347-

300 kHz HIGH CURRENT APPLICATION CIRCUIT HIGH VOLTAGE INPUT V_{IN} = 13V JP3 Ъ ⊥С_{VIN} ⋢22µF с9⊥ №АТ _____C6 22μF C8 N/A C3 22µF C5 ⊥ C7 ⊤22µF C4 C_C 560pF ADP1874/ Ŧ <u></u>^{22μF} Ą T 22µF Ŧ C_{BST} 100nF ADP1875 CPAR R_C 49.3kΩ **Q**2 VIN BST (16) l 56p COMP sw V_{OUT} = 1.8V, 12A 1.2µH R7 10kΩ V_{REG} O-EN DRVH R_{SNB} 2Ω C_{SNB} 1.5nF C20 270µF C21 C22 + C23 $R_{TOP} 2k\Omega$ 270µF 270µF 270µI VOUT O-**4**Q3 PGND FB R_{BOT} 1kΩ GND DRVL 5) C14 TO C19 N/A C24 N/A C25 N/A C26 N/A Ī+ ť 5kΩ RES PGOOD M-OV_{REG} R_{RES} 10<u>0kΩ</u> (1 VREG ss 10kΩ ↓ C_{SS} ______ 34nF MURATA: (HIGH VOLTAGE INPUT CAPACITORS) 22µF, 25V, X7R, 1210 GRM32ER71E226KE15L 22μF, 25V, X/R, 12/0 GRM32ER/16226KE/3L PANASONIC: (OUTPUT CAPACITORS) 270μF, SP-SERIES, 4V, 7mΩ EEFUE0G271LR INFINEON MOSFETS: BSC042N03MS G (LOWER SIDE) BSC080N03MS G (UPPER SIDE) VREG_IN TRACK (9 C1 1μF C2 0.1µF Ŧ I 09347-090 WÜRTH INDUCTORS: 1.2μH, 2.00mΩ, 20A 744325120

Figure 99. Application Circuit for 13 V Input, 1.8 V Output, 12 A, 300 kHz (Q2/Q4 No Connect)

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-137-AB CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETERS DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

> Figure 100. 16-Lead Shrink Small Outline Package [QSOP] (RQ-16) Dimensions shown in inches and (millimeters)

012808-A

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option	Branding (1 st Line/2 nd Line)
ADP1874ARQZ-0.3-R7	-40°C to +125°C	16-Lead Shrink Small Outline Package [QSOP]	RQ-16	1874/0.3
ADP1874ARQZ-0.6-R7	-40°C to +125°C	16-Lead Shrink Small Outline Package [QSOP]	RQ-16	1874/0.6
ADP1874ARQZ-1.0-R7	-40°C to +125°C	16-Lead Shrink Small Outline Package [QSOP]	RQ-16	1874/1.0
ADP1874-0.3-EVALZ		Evaluation Board		
ADP1874-0.6-EVALZ		Evaluation Board		
ADP1874-1.0-EVALZ		Evaluation Board		
ADP1875ARQZ-0.3-R7	-40°C to +125°C	16-Lead Shrink Small Outline Package [QSOP]	RQ-16	1875/0.3
ADP1875ARQZ-0.6-R7	-40°C to +125°C	16-Lead Shrink Small Outline Package [QSOP]	RQ-16	1875/0.6
ADP1875ARQZ-1.0-R7	-40°C to +125°C	16-Lead Shrink Small Outline Package [QSOP]	RQ-16	1875/1.0
ADP1875-0.3-EVALZ		Evaluation Board		
ADP1875-0.6-EVALZ		Evaluation Board		
ADP1875-1.0-EVALZ		Evaluation Board		

 1 Z = RoHS Compliant Part.

NOTES

NOTES

©2011 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D09347-0-2/11(0)



www.analog.com

Rev. 0 | Page 44 of 44