

5.5 V Input, 300 mA, Low Quiescent Current, CMOS Linear Regulator

ADP122/ADP123

FEATURES

Input voltage supply range: 2.3 V to 5.5 V

300 mA maximum output current

Fixed and adjustable output voltage versions Very low dropout voltage: 85 mV at 300 mA load

Low quiescent current: 45 µA at no load

Low shutdown current: <1 μA Initial accuracy: ±1% accuracy

Up to 31 fixed-output voltage options available from

1.75 V to 3.3 V

Adjustable-output voltage range

0.8 V to 5.0 V (ADP123)

Excellent PSRR performance: 60 dB at 100 kHz

Excellent load/line transient response

Optimized for small 1.0 µF ceramic capacitors

Current limit and thermal overload protection

Logic controlled enable

Compact packages: 5-lead TSOT and 6-lead 2 mm × 2 mm LFCSP

APPLICATIONS

Digital camera and audio devices
Portable and battery-powered equipment
Automatic meter reading (AMR) meters
GPS and location management units
Medical instrumentation
Point-of-sale equipment

GENERAL DESCRIPTION

The ADP122/ADP123 are low quiescent current, low dropout linear regulators. They are designed to operate from an input voltage between 2.3 V and 5.5 V and to provide up to 300 mA of output current. The low 85 mV dropout voltage at a 300 mA load improves efficiency and allows operation over a wide input voltage range.

The low 170 μA of quiescent current at full load makes the ADP122 ideal for battery-operated portable equipment.

The ADP122 is capable of 31 fixed output voltages from $1.75~\rm V$ to $3.3~\rm V$. The ADP123 is the adjustable version of the device and allows the output voltage to be set between $0.8~\rm V$ and $5.0~\rm V$ by an external voltage divider.

The ADP122/ADP123 are specifically designed for stable operation with tiny 1 μ F ceramic input and output capacitors to meet the requirements of high performance, space constrained applications.

Rev. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TYPICAL APPLICATION CIRCUITS




Figure 1. ADP122 with Fixed Output Voltage (TSOT Version)






Figure 2. ADP 123 with Adjustable Output Voltage (TSOT Version)



NC = NOT CONNECT. THIS PIN CAN BE LEFT FLOATING OR CONNECTED TO GROUND.

Figure 3. ADP 122 with Fixed Output Voltage (LFCSP Version)



NC = NOT CONNECT. THIS PIN CAN BE LEFT FLOATING OR CONNECTED TO GROUND.

Figure 4. ADP 123 with Adjustable Output Voltage (LFCSP Version)

The ADP122/ADP123 have an internal soft start that gives a constant start-up time of 350 μs . Short-circuit protection and thermal overload protection circuits prevent damage in adverse conditions. The ADP122/ADP123 are available in a tiny, 5-lead TSOT package and 6-lead LFCSP package for the smallest footprint solution to meet a variety of portable applications.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com
Fax: 781.461.3113 ©2009–2011 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

Features	I
Applications	1
General Description	1
Typical Application Circuits	1
Revision History	2
Specifications	3
Recommended Specifications	4
Absolute Maximum Ratings	5
Thermal Data	5
Thermal Resistance	5
ESD Caution	5
Pin Configurations and Function Descriptions	6
Typical Performance Characteristics	7

Theory of Operation11
Applications Information
Capacitor Selection
Undervoltage Lockout
Enable Feature
Current Limit and Thermal Overload Protection 14
Thermal Considerations
Junction Temperature Calculations For TSOT Package 15
Junction Temperature Calculations For LFCSP Package 17
Printed Circuit Board Layout Considerations
Outline Dimensions
Ordering Guide21

REVISION HISTORY

6/11—Rev. 0 to Rev. A

Added 6-Lead LFCSP Package	Throughout
Added Figure 3 and Figure 4 (Renumbered Sequenti	ally) 1
Changes to Table 4	5
Changes to Pin Configuration and Function Descrip	tions
Section	6
Changes to Thermal Considerations Section	14
Added Junction Temperature Calculations for LFCSI	P Package
Section	17
Updated Outline Dimensions	20
Changes to Ordering Guide	21

10/09—Revision 0: Initial Version

SPECIFICATIONS

Unless otherwise noted, $V_{\rm IN}$ = ($V_{\rm OUT}$ + 0.3 V) or 2.3 V, whichever is greater; ADJ connected to VOUT; $I_{\rm OUT}$ = 10 mA; $C_{\rm IN}$ = 1.0 μF ; $C_{\rm OUT}$ = 1.0 μF ; $T_{\rm A}$ = 25°C.

Table 1.

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
INPUT VOLTAGE RANGE	V _{IN}		2.3		5.5	V
OPERATING SUPPLY CURRENT ¹	I _{GND}	$I_{OUT} = 0 \mu A$		45		μΑ
		$I_{OUT} = 0 \mu A$, $T_J = -40^{\circ} C \text{ to } +125^{\circ} C$			105	μΑ
		I _{OUT} = 1 mA		60		μΑ
		$I_{OUT} = 1 \text{ mA}, T_J = -40^{\circ}\text{C to} + 125^{\circ}\text{C}$			120	μΑ
		Ι _{ΟυΤ} = 150 mA		130		μΑ
		$I_{OUT} = 150 \text{ mA}, T_J = -40^{\circ}\text{C to } + 125^{\circ}\text{C}$			190	μΑ
		Ι _{ΟυΤ} = 300 mA		170		μΑ
		$I_{OUT} = 300 \text{ mA}, T_J = -40^{\circ}\text{C to} + 125^{\circ}\text{C}$			240	μΑ
SHUTDOWN CURRENT	I _{SD}	EN = GND		0.1		μΑ
		$EN = GND, T_{J} = -40^{\circ}C \text{ to } +125^{\circ}C$			1	μΑ
OUTPUT VOLTAGE ACCURACY ²	V _{OUT}					
Fixed Output		Ι _{ΟυΤ} = 10 mA	-1		+1	%
		$100 \mu\text{A} < I_{\text{OUT}} < 300 \text{mA}, V_{\text{IN}} = (V_{\text{OUT}} + 0.5 \text{V}) \text{to} 5.5 \text{V},$	-2		+1.5	%
		$T_{J} = -40^{\circ}\text{C to } +125^{\circ}\text{C}$				
Adjustable Output		$I_{OUT} = 10 \text{ mA}$	0.495	0.500	0.505	V
		$100 \mu\text{A} < I_{\text{OUT}} < 300 \text{mA}, V_{\text{IN}} = 2.3 \text{V} \text{ to } 5.5 \text{V},$	0.490	0.500	0.5075	V
		$T_J = -40^{\circ}\text{C to } + 125^{\circ}\text{C}$				
LINE REGULATION	$\Delta V_{OUT}/\Delta V_{IN}$	$V_{IN} = V_{IN} = 2.3 \text{ V to } 5.5 \text{ V, T}_{J} = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	-0.05		+0.05	%/V
LOAD REGULATION ³	ΔV _{ΟυΤ} /ΔΙ _{ΟυΤ}	I _{OUT} = 1 mA to 300 mA		0.0005		%/mA
		$I_{OUT} = 1 \text{ mA to } 300 \text{ mA}$, $T_J = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			0.001	%/mA
ADJ INPUT BIAS CURRENT	ADJ _{I-BIAS}	$2.3 \text{ V} \le \text{V}_{\text{IN}} \le 5.5 \text{ V}$, ADJ connected to VOUT		15		nA
DROPOUT VOLTAGE⁴	$V_{DROPOUT}$					
		$I_{OUT} = 10 \text{ mA}, V_{OUT} > 2.3 \text{ V}$		3		mV
		$I_{OUT} = 10 \text{ mA}, T_J = -40^{\circ}\text{C to} + 125^{\circ}\text{C}$			5	mV
		$I_{OUT} = 150 \text{ mA}, V_{OUT} > 2.3 \text{ V}$		45		mV
		$I_{OUT} = 150 \text{ mA, } T_J = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			75	mV
		$I_{OUT} = 300 \text{ mA}, V_{OUT} > 2.3V$		85		mV
		$I_{OUT} = 300 \text{ mA}, T_J = -40^{\circ}\text{C to} + 125^{\circ}\text{C}$			150	mV
START-UP TIME ⁵	tstart-up	V _{OUT} = 3.0 V		350		μs
CURRENT LIMIT THRESHOLD ⁶	I _{LIMIT}		350	500	650	mA
THERMAL SHUTDOWN						
Thermal Shutdown Threshold	TS _{SD}	T _J rising		150		°C
Thermal Shutdown Hysteresis	TS _{SD-HYS}			15		°C
EN INPUT						
EN Input Logic High	V _{IH}	$2.3 \text{ V} \leq \text{V}_{\text{IN}} \leq 5.5 \text{ V}$	1.2			V
EN Input Logic Low	V _{IL}	$2.3 \text{ V} \le \text{V}_{\text{IN}} \le 5.5 \text{ V}$			0.4	V
EN Input Leakage Current	V _{I-LEAKAGE}	EN = VIN or GND		0.1		μΑ
		$EN = VIN \text{ or } GND, T_J = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			1	μΑ
UNDERVOLTAGE LOCKOUT	UVLO					
Input Voltage Rising	UVLO _{RISE}	$T_J = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			2.1	V
Input Voltage Falling	UVLOFALL	$T_{J} = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	1.5			V
Hysteresis	UVLO _{HYS}	T _A = 25°C		125		mV

Parameter	Symbol	Test Conditions	Min Typ	Max	Unit
OUTPUT NOISE	OUT _{NOISE}	10 Hz to 100 kHz, V _{IN} = 5.5 V, V _{OUT} = 1.2 V	25		μV rms
		10 Hz to 100 kHz, $V_{IN} = 5.5 \text{ V}$, $V_{OUT} = 1.8 \text{ V}$	35		μV rms
		10 Hz to 100 kHz, $V_{IN} = 5.5 \text{ V}$, $V_{OUT} = 2.5 \text{ V}$	45		μV rms
		10 Hz to 100 kHz, $V_{IN} = 5.5 \text{ V}$, $V_{OUT} = 3.3 \text{ V}$	55		μV rms
		10 Hz to 100 kHz, $V_{IN} = 5.5 \text{ V}$, $V_{OUT} = 4.2 \text{ V}$	65		μV rms
POWER SUPPLY REJECTION RATIO	PSRR	10 kHz, V _{OUT} = 3.3 V	60		dB
$(V_{IN} = V_{OUT} + 0.5 V)$		10 kHz, V _{OUT} = 2.5 V	60		dB
		$10 \text{ kHz}, V_{\text{OUT}} = 1.8 \text{ V}$	60		dB
		100 kHz, V _{OUT} = 3.3 V	60		dB
		100 kHz, V _{OUT} = 2.5 V	60		dB
		100 kHz, V _{OUT} = 1.8 V	60		dB

¹ The current from the external resistor divider network in the case of adjustable voltage output (as with the ADP123) should be subtracted from the ground current measured.

RECOMMENDED SPECIFICATIONS

Table 2.

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Minimum Input and Output Capacitance ¹	CAP _{MIN}	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	0.70			μF
Capacitor ESR	R _{ESR}	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	0.001		1	Ω

¹ The minimum input and output capacitance should be greater than 0.70 μF over the full range of operating conditions. The full range of operating conditions in the application must be considered during device selection to ensure that the minimum capacitance specification is met. X7R and X5R type capacitors are recommended; Y5V and Z5U capacitors are not recommended for use with any LDO.

² Accuracy when VOUT is connected directly to ADJ. When VOUT voltage is set by external feedback resistors, absolute accuracy in adjust mode depends on the tolerances of the resistors used.

 $^{^{\}rm 3}$ Based on an endpoint calculation using 1 mA and 300 mA loads.

⁴ Dropout voltage is defined as the input-to-output voltage differential when the input voltage is set to the nominal output voltage. This applies only for output voltages greater than 2.3 V.

⁵ Start-up time is defined as the time between the rising edge of EN to VOUT being at 90% of its nominal value.

⁶ Current limit threshold is defined as the current at which the output voltage drops to 90% of the specified typical value. For example, the current limit for a 3.3 V output voltage is defined as the current that causes the output voltage to drop to 90% of 3.3V, or 2.97 V.

ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter	Rating
VIN to GND	-0.3 V to +6.5 V
ADJ to GND	−0.3 V to +4 V
EN to GND	−0.3 V to +6.5 V
VOUT to GND	−0.3 V to VIN
Storage Temperature Range	−65°C to +150°C
Operating Ambient Temperature Range	−40°C to +85°C
Operating Junction Temperature	-40°C to +125°C
Soldering Conditions	JEDEC J-STD-020

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL DATA

Absolute maximum ratings apply individually only, not in combination. The ADP122/ADP123 can be damaged when the junction temperature limits are exceeded. Monitoring ambient temperature does not guarantee that T_J will remain within the specified temperature limits. In applications with high power dissipation and poor thermal resistance, the maximum ambient temperature may have to be derated.

In applications with moderate power dissipation and low PCB thermal resistance, the maximum ambient temperature can exceed the maximum limit as long as the junction temperature is within specification limits. The junction temperature (T_J) of the device is dependent on the ambient temperature (T_A) , the power dissipation of the device (P_D) , and the junction-to-ambient thermal resistance of the package (θ_{JA}) .

Maximum junction temperature (T_J) is calculated from the ambient temperature (T_A) and power dissipation (P_D) using the formula

$$T_J = T_A + (P_D \times \theta_{JA})$$

The junction-to-ambient thermal resistance (θ_{JA}) of the package is based on modeling and calculation using a 4-layer board. The junction-to-ambient thermal resistance is highly dependent on the

application and board layout. In applications in which high maximum power dissipation exists, close attention to thermal board design is required. The value of θ_{IA} may vary, depending on PCB material, layout, and environmental conditions. The specified values of θ_{IA} are based on a 4-layer, 4 inch \times 3 inch circuit board. Refer to JESD51-7 for detailed information on the board construction

 Ψ_{JB} is the junction-to-board thermal characterization parameter and is measured in °C/W. The Ψ_{JB} of the package is based on modeling and calculation using a 4-layer board. The *Guidelines for Reporting and Using Package Thermal Information: JESD51-12* states that thermal characterization parameters are not the same as thermal resistances. Ψ_{JB} measures the component power flowing through multiple thermal paths rather than a single path as in thermal resistance, θ_{JB} . Therefore, Ψ_{JB} thermal paths include convection from the top of the package as well as radiation from the package—factors that make Ψ_{JB} more useful in real-world applications. Maximum junction temperature (T_J) is calculated from the board temperature (T_B) and power dissipation (P_D) using the formula

$$T_J = T_B + (P_D \times \Psi_{JB})$$

Refer to JESD51-8 and JESD51-12 for more detailed information about $\Psi_{\text{IB}}.$

THERMAL RESISTANCE

 θ_{JA} and Ψ_{JB} are specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 4. Thermal Resistance

Package Type	θја	Ψ _{ЈВ}	Unit
5-Lead TSOT	170	43	°C/W
6-Lead 2 mm × 2 mm LFCSP	68.9	44.1	°C/W

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 5. ADP122 TSOT Fixed Output Pin Configuration






Figure 7. ADP123 TSOT Adjustable Output Pin Configuration



- NOTES
- 1. NC = NOT CONNECT. THIS PIN CAN BE LEFT FLOATING OR CONNECTED TO GROUND.
- 2. EXPOSED PAD MUST BE CONNECTED TO GND.

Figure 6. ADP122 LFCSP Fixed Output Pin Configuration



- 1. NC = NOT CONNECT. THIS PIN CAN BE LEFT FLOATING OR CONNECTED TO GROUND.
- 2. EXPOSED PAD MUST BE CONNECTED TO GND.

Figure 8. ADP123 LFCSP Adjustable Output Pin Configuration

Table 5. Pin Function Descriptions

Pin No.					
ADP122 ADP123		ADP123			
TSOT	TSOT LFCSP TSOT LFCSP		LFCSP	Mnemonic	Description
1	6	1	6	VIN	Regulator Input Supply. Bypass VIN to GND with a capacitor of at least 1 μF.
2	3	2	3	GND	Ground.
3	3 4 3 4 EN		EN	Enable Input. Drive EN high to turn on the regulator; drive EN low to turn off the regulator. For automatic startup, connect EN to VIN.	
N/A	N/A N/A 4 2 ADJ		ADJ	Output Voltage Adjust Input. Connect the midpoint of an external divider from VOUT to GND to this pin to set the output voltage.	
4 2,5 N/A 5 NC		NC	No Connect. These pins are not internally bonded. They can be left floating or connected to ground.		
5	1	5	1	VOUT	Regulated Output Voltage. Bypass VOUT to GND with a capacitor of at least 1 μF.
N/A	EP	N/A	EP	EPAD	Exposed Pad. The exposed pad must be connected to ground.

TYPICAL PERFORMANCE CHARACTERISTICS

 $V_{\text{IN}} = 3.6 \text{ V}$, $V_{\text{OUT}} = 3.3 \text{ V}$, $I_{\text{OUT}} = 10 \text{ mA}$, $C_{\text{IN}} = 1.0 \text{ } \mu\text{F}$, $C_{\text{OUT}} = 1.0 \text{ } \mu\text{F}$, $T_{\text{A}} = 25^{\circ}\text{C}$, unless otherwise noted.




Figure 9. Output Voltage vs. Junction Temperature




Figure 10. Output Voltage vs. Load Current




Figure 11. Output Voltage vs. Input Voltage




Figure 12. Ground Current vs. Junction Temperature




Figure 13. Ground Current vs. Load Current




Figure 14. Ground Current vs. Input Voltage




Figure 15. Shutdown Current vs. Temperature at Various Input Voltages




Figure 16. Dropout Voltage vs. Load Current




Figure 17. Ground Current vs. Input Voltage (in Dropout)




Figure 18. Output Voltage vs. Input Voltage (in Dropout)




Figure 19. Power Supply Rejection Ratio vs. Frequency, $V_{OUT} = 2.8 \text{ V}$, $V_{IN} = 3.3 \text{ V}$




Figure 20. Power Supply Rejection Ratio vs. Frequency, $V_{OUT} = 3.3 \text{ V}$, $V_{IN} = 3.8 \text{ V}$




Figure 21. Power Supply Rejection Ratio vs. Frequency, $V_{OUT} = 4.2 \text{ V}$, $V_{IN} = 4.7 \text{ V}$




Figure 22. Power Supply Rejection Ratio vs. Frequency, Various Output Voltages and Load Currents




Figure 23. Power Supply Rejection Ratio vs. Headroom Voltage ($V_{IN} - V_{OUT}$)




Figure 24. Output Noise Spectrum




Figure 25 Output Noise vs. Load Current and Output Voltage




Figure 26. Load Transient Response, $C_{OUT} = 1 \mu F$




Figure 27. Load Transient Response, $C_{OUT} = 4.7 \,\mu F$




Figure 28. Line Transient Response, Load Current = 1 mA




Figure 29. Line Transient Response, Load Current = 300 mA

THEORY OF OPERATION

The ADP122/ADP123 are low quiescent current, low-dropout linear regulators that operate from 2.3 V to 5.5 V and can provide up to 300 mA of output current. Drawing a low 170 μA of quiescent current (typical) at full load makes the ADP122/ADP123 ideal for battery-operated portable equipment. Shutdown current consumption is typically 100 nA.

Optimized for use with small 1 μF ceramic capacitors, the ADP122/ADP123 provide excellent transient performance.

Internally, the ADP122/ADP123 consist of a reference, an error amplifier, a feedback voltage divider, and a PMOS pass transistor. Output current is delivered via the PMOS pass device, which is controlled by the error amplifier. The error amplifier compares the reference voltage with the feedback voltage from the output and amplifies the difference. If the feedback voltage is lower than the reference voltage, the gate of the PMOS device is pulled lower, allowing more current to pass and increasing the output voltage. If the feedback voltage is higher than the reference voltage, the gate of the PMOS device is pulled higher, allowing less current to pass and decreasing the output voltage.

The adjustable ADP123 has an output voltage range of 0.8 V to 5.0 V. The output voltage is set by the ratio of two external resistors, as shown in Figure 2. The device servos the output to maintain the voltage at the ADJ pin at 0.5 V referenced to ground. The current in R1 is then equal to 0.5 V/R2 and the current in R1 is the current in R2 plus the ADJ pin bias current. The ADJ pin bias current, 15 nA at 25°C, flows through R1 into the ADJ pin.


The output voltage can be calculated using the equation:

$$V_{OUT} = 0.5 \text{ V} (1 + R1/R2) + (ADJ_{I-BIAS})(R1)$$

The value of R1 should be less than 200 k Ω to minimize errors in the output voltage caused by the ADJ pin bias current. For example, when R1 and R2 each equal 200 k Ω , the output voltage is 1.0 V. The output voltage error introduced by the ADJ pin bias current is 3 mV or 0.3%, assuming a typical ADJ pin bias current of 15 nA at 25°C.

Note that in shutdown, the output is turned off and the divider current is 0.

The ADP122/ADP123 use the EN pin to enable and disable the VOUT pin under normal operating conditions. When EN is high, VOUT turns on; when EN is low, VOUT turns off. For automatic startup, EN can be tied to VIN.



NOTES
1. R1 AND R2 ARE INTERNAL RESISTORS, AVAILABLE ON THE ADP122 ONLY.

Figure 30. ADP122 Internal Block Diagram (Fixed Output)




Figure 31. ADP123 Internal Block Diagram (Adjustable Output)

APPLICATIONS INFORMATION CAPACITOR SELECTION

Output Capacitor

The ADP122/ADP123 are designed for operation with small, space-saving ceramic capacitors, but these devices can function with most commonly used capacitors as long as care is taken to ensure an appropriate effective series resistance (ESR) value. The ESR of the output capacitor affects the stability of the LDO control loop. A minimum of 0.70 μF capacitance with an ESR of 1 Ω or less is recommended to ensure stability of the ADP122/ADP123. The transient response to changes in load current is also affected by the output capacitance. Using a larger value of output capacitance improves the transient response of the ADP122/ADP123 to dynamic changes in load current. Figure 32 and Figure 33 show the transient responses for output capacitance values of 1 μF and 4.7 μF , respectively.




Figure 32. Output Transient Response, $C_{OUT} = 1 \mu F$




Figure 33. Output Transient Response, $C_{OUT} = 4.7 \mu F$

Input Bypass Capacitor

Connecting a 1 μF capacitor from VIN to GND reduces the circuit sensitivity to the printed circuit board (PCB) layout, especially when a long input trace or high source impedance is encountered. If greater than 1 μF of output capacitance is required, the input capacitor should be increased to match it.

Input and Output Capacitor Properties

Any good quality ceramic capacitors can be used with the ADP122/ADP123, as long as the capacitor meets the minimum capacitance and maximum ESR requirements. Ceramic capacitors are manufactured with a variety of dielectrics, each with different behavior over temperature and applied voltage. Capacitors must have an adequate dielectric to ensure the minimum capacitance over the necessary temperature range and dc bias conditions. Using an X5R or X7R dielectric with a voltage rating of 6.3 V or 10 V is recommended. However, using Y5V and Z5U dielectrics is not recommended for any LDO, due to their poor temperature and dc bias characteristics.

Figure 34 depicts the capacitance vs. capacitor voltage bias characteristics of a 0603, 1 μF , 6.3 V X5R capacitor. The voltage stability of a capacitor is strongly influenced by the capacitor size and the voltage rating. In general, a capacitor in a larger package or of a higher voltage rating exhibits better stability. The temperature variation of the X5R dielectric is about $\pm15\%$ over the -40°C to $+85^{\circ}\text{C}$ temperature range and is not a function of package or voltage rating.




Figure 34. Capacitance vs. Capacitor Voltage Bias Characteristics

Equation 1 can be used to determine the worst-case capacitance, accounting for capacitor variation over temperature, component tolerance, and voltage.

$$C_{EFF} = C \times (1 - TEMPCO) \times (1 - TOL) \tag{1}$$

where:

 $C_{\it EFF}$ is the effective capacitance at the operating voltage. TEMPCO is the worst-case capacitor temperature coefficient. TOL is the worst-case component tolerance.

In this example, the worst-case temperature coefficient (TEMPCO) over $-40\,^{\circ}\text{C}$ to $+85\,^{\circ}\text{C}$ is assumed to be 15% for an X5R dielectric. The tolerance of the capacitor (TOL) is assumed to be 10%, and C is 0.96 μF at 4.2 V from the graph in Figure 34.

Substituting these values in Equation 1 yields

$$C_{EFF} = 0.96 \,\mu\text{F} \times (1 - 0.15) \times (1 - 0.1) = 0.734 \,\mu\text{F}$$

Therefore, the capacitor chosen in this example meets the minimum capacitance requirement of the LDO over temperature and tolerance at the chosen output voltage.

To guarantee the performance of the ADP122/ADP123, it is imperative that the effects of dc bias, temperature, and tolerances on the behavior of the capacitors are evaluated for each application.

UNDERVOLTAGE LOCKOUT

The ADP122/ADP123 have an internal undervoltage lockout circuit that disables all inputs and the output when the input voltage is less than approximately 2 V. This ensures that the ADP122/ADP123 inputs and the output behave in a predictable manner during power-up.

ENABLE FEATURE

The ADP122/ADP123 uses the EN pin to enable and disable the VOUT pin under normal operating conditions. As shown in Figure 35, when a rising voltage on EN crosses the active threshold, VOUT turns on. Conversely, when a falling voltage on EN crosses the inactive threshold, VOUT turns off.




Figure 35. Typical EN Pin Operation

As shown in Figure 35, the EN pin has built-in hysteresis. This prevents on/off oscillations that may occur due to noise on the EN pin as it passes through the threshold points.

The active and inactive thresholds of the EN pin are derived from the VIN voltage. Therefore, these thresholds vary as the input voltage changes. Figure 36 shows typical EN active and inactive thresholds when the VIN voltage varies from 2.3 V to 5.5 V.




Figure 36. Typical EN Pin Thresholds vs. Input Voltage

The ADP122/ADP123 utilize an internal soft start to limit the in-rush current when the output is enabled. The start-up time for the 2.8 V option is approximately 350 µs from the time the EN active threshold is crossed to when the output reaches 90% of its final value. As shown in Figure 37, the start-up time is dependent on the output voltage setting and increases slightly as the output voltage increases.




Figure 37. Typical Start-Up Time

CURRENT LIMIT AND THERMAL OVERLOAD PROTECTION

The ADP122/ADP123 are protected from damage due to excessive power dissipation by current and thermal overload protection circuits. The ADP122/ADP123 are designed to limit the current when the output load reaches 500 mA (typical). When the output load exceeds 500 mA, the output voltage is reduced to maintain a constant current limit.

Thermal overload protection is included, which limits the junction temperature to a maximum of 150°C typical. Under extreme conditions (that is, high ambient temperature and power dissipation), when the junction temperature starts to rise above 150°C, the output is turned off, reducing output current to zero. When the junction temperature cools to less than 135°C, the output is turned on again and the output current is restored to its nominal value.

Consider the case where a hard short from VOUT to GND occurs. At first, the ADP122/ADP123 limit the current so that only 500 mA is conducted into the short. If self-heating causes the junction temperature to rise above 150°C, thermal shutdown activates, turning off the output and reducing the output current to zero. When the junction temperature cools to less than 135°C, the output turns on and conducts 500 mA into the short, again causing the junction temperature to rise above 150°C. This thermal oscillation between 135°C and 150°C results in a current oscillation between 500 mA and 0 mA that continues as long as the short remains at the output.

Current and thermal limit protections are intended to protect the device from damage due to accidental overload conditions. For reliable operation, the device power dissipation must be externally limited so that the junction temperature does not exceed 125°C.

THERMAL CONSIDERATIONS

To guarantee reliable operation, the junction temperature of the ADP122/ADP123 must not exceed 125°C. To ensure that the junction temperature is less than this maximum value, the user needs to be aware of the parameters that contribute to junction temperature changes. These parameters include ambient temperature, power dissipation in the power device, and thermal resistances between the junction and ambient air (θ_{JA}). The value of θ_{JA} is dependent on the package assembly compounds used and the amount of copper to which the GND pins of the package are soldered on the PCB. Table 6 shows typical θ_{JA} values of the 5-lead TSOT package and 6-lead LFCSP package for various PCB copper sizes.

Table 6. Typical θ_{JA} Values for Specified PCB Copper Sizes

θ _{JA} (°C/W)		
TSOT	LFCSP	
170	255	
152	164	
146	138	
134	109	
131	80	
	TSOT 170 152 146 134	

¹ Device soldered to narrow traces.

The typical Ψ_{JB} values are 42.8°C/W for TSOT packages and 44.1°C/W for LFCSP packages.

The junction temperature of the ADP122/ADP123 can be calculated from the following equation:

$$T_J = T_A + (P_D \times \theta_{JA}) \tag{2}$$

where:

 T_A is the ambient temperature.

 P_D is the power dissipation in the die, given by

$$P_D = [(V_{IN} - V_{OUT}) \times I_{LOAD}] + (V_{IN} \times I_{GND})$$
(3)

where:

 I_{LOAD} is the load current.

 I_{GND} is the ground current.

 V_{IN} and V_{OUT} are input and output voltages, respectively.

The power dissipation due to ground current is quite small and can be ignored. Therefore, the junction temperature equation can be simplified as follows:

$$T_{J} = T_{A} + \{ [(V_{IN} - V_{OUT}) \times I_{LOAD}] \times \theta_{JA} \}$$

$$\tag{4}$$

As shown in Equation 4, for a given ambient temperature, input-to-output voltage differential, and continuous load current, there exists a minimum copper size requirement for the PCB to ensure that the junction temperature does not rise above 125°C. Figure 38 through Figure 44 show junction temperature calculations for different ambient temperatures, load currents, $V_{\rm IN}$ to $V_{\rm OUT}$ differentials, and areas of PCB copper.

In cases where the board temperature is known, the thermal characterization parameter, Ψ_{JB} , can be used to estimate the junction temperature rise. The maximum junction temperature (T_J) is calculated from the board temperature (T_B) and power dissipation (P_D) using the formula

$$T_I = T_B + (P_D \times \Psi_{IB}) \tag{5}$$

JUNCTION TEMPERATURE CALCULATIONS FOR TSOT PACKAGE




Figure 38. Junction Temperature vs. Power Dissipation, 500 mm^2 of PCB Copper, $T_A = 25^{\circ}\text{C}$




Figure 39. Junction Temperature vs. Power Dissipation, 100 mm^2 of PCB Copper, $T_A = 25^{\circ}\text{C}$




Figure 40. Junction Temperature vs. Power Dissipation, $0 \text{ mm}^2 \text{ of PCB Copper}, T_A = 25^{\circ}\text{C}$




Figure 41. Junction Temperature vs. Power Dissipation, 500 mm^2 of PCB Copper, $T_A = 50^{\circ}\text{C}$




Figure 42. Junction Temperature vs. Power Dissipation, 100 mm^2 of PCB Copper, $T_A = 50 ^{\circ}\text{C}$




Figure 43. Junction Temperature vs. Power Dissipation, $0 \text{ mm}^2 \text{ of PCB Copper}, T_A = 50^{\circ}\text{C}$




Figure 44. Junction Temperature vs. Power Dissipation, Board Temperature = 85° C

JUNCTION TEMPERATURE CALCULATIONS FOR LFCSP PACKAGE




Figure 45. Junction Temperature vs. Power Dissipation, 500 mm^2 of PCB Copper, $T_A = 25^{\circ}\text{C}$




Figure 46. Junction Temperature vs. Power Dissipation, 100 mm^2 of PCB Copper, $T_A = 25 ^{\circ}\text{C}$




Figure 47. Junction Temperature vs. Power Dissipation, 500 mm^2 of PCB Copper, $T_A = 50 ^{\circ}\text{C}$




Figure 48. Junction Temperature vs. Power Dissipation, 100 mm^2 of PCB Copper, $T_A = 50 ^{\circ}\text{C}$




Figure 49. Junction Temperature vs. Power Dissipation, 0 mm^2 of PCB Copper, $T_A = 25 ^{\circ}\text{C}$




Figure 50. Junction Temperature vs. Power Dissipation, 0 mm^2 of PCB Copper, $T_A = 50 ^{\circ}\text{C}$




Figure 51. Junction Temperature vs. Power Dissipation, Board Temperature = 85° C

PRINTED CIRCUIT BOARD LAYOUT CONSIDERATIONS

Heat dissipation from the package can be improved by increasing the amount of copper attached to the pins of the ADP122/ADP123. However, as shown in Table 6, a point of diminishing returns eventually is reached, beyond which an increase in the copper size does not yield significant heat dissipation benefits.

The input capacitor should be placed as close as possible to the VIN and GND pins, and the output capacitor should be placed as close as possible to the VOUT and GND pins. Use of 0402 or 0603 size capacitors and resistors achieves the smallest possible footprint solution on boards where the area is limited.




Figure 52. Example ADP122 PCB Layout




Figure 53. Example ADP123 PCB Layout

OUTLINE DIMENSIONS




Figure 54. 5-Lead Thin Small Outline Transistor Package [TSOT] (UJ-5) Dimensions shown in millimeters

1.70 1.60 1.50 0.65 BSC PIN 1 INDEX AREA EXPOSED PAD 1.10 1.00 0.425 0.90 0.350 0.275 PIN 1 INDICATOR (R 0.15) TOP VIEW BOTTOM VIEW FOR PROPER CONNECTION OF THE EXPOSED PAD, REFER TO THE PIN CONFIGURATION AND FUNCTION DESCRIPTIONS SECTION OF THIS DATA SHEET. 0.60 0.05 MAX 0.55 0.02 NOM 0.50 SEATING PLANE 0.35 0.20 REF 0.30

Figure 55. 6-Lead Lead Frame Chip Scale Package [LFCSP_UD] 2.00 mm× 2.00 mm Body, Ultra Thin, Dual Lead (CP-6-3) Dimensions shown in millimeters

05-04-2010-A

ORDERING GUIDE

Model ¹	Temperature Range	Output Voltage (V) ²	Package Description	Package Option	Branding
ADP122AUJZ-2.5-R7	-40°C to +125°C	2.5	5-Lead TSOT	UJ-5	LE6
ADP122AUJZ-2.7-R7	-40°C to +125°C	2.7	5-Lead TSOT	UJ-5	LE9
ADP122AUJZ-2.8-R7	-40°C to +125°C	2.8	5-Lead TSOT	UJ-5	LEA
ADP122AUJZ-2.85-R7	-40°C to +125°C	2.85	5-Lead TSOT	UJ-5	LEC
ADP122AUJZ-2.9-R7	-40°C to +125°C	2.9	5-Lead TSOT	UJ-5	LED
ADP122AUJZ-3.0-R7	-40°C to +125°C	3.0	5-Lead TSOT	UJ-5	LEE
ADP122AUJZ-3.3-R7	-40°C to +125°C	3.3	5-Lead TSOT	UJ-5	LEF
ADP122ACPZ-1.8-R7	-40°C to +125°C	1.8	6-Lead LFCSP_UD	CP-6-3	LJS
ADP122ACPZ-2.0-R7	-40°C to +125°C	2.0	6-Lead LFCSP_UD	CP-6-3	LJT
ADP122ACPZ-2.5-R7	-40°C to +125°C	2.5	6-Lead LFCSP_UD	CP-6-3	LE6
ADP122ACPZ-2.6-R7	-40°C to +125°C	2.6	6-Lead LFCSP_UD	CP-6-3	LJU
ADP122ACPZ-2.8-R7	-40°C to +125°C	2.8	6-Lead LFCSP_UD	CP-6-3	LEA
ADP122ACPZ-3.0-R7	-40°C to +125°C	3.0	6-Lead LFCSP_UD	CP-6-3	LEE
ADP122ACPZ-3.3-R7	-40°C to +125°C	3.3	6-Lead LFCSP_UD	CP-6-3	LEF
ADP123AUJZ-R7	-40°C to +125°C	0.8 to 5.0 (Adjustable)	5-Lead TSOT	UJ-5	LEG
ADP123ACPZ-R7	-40°C to +125°C	0.8 to 5.0 (Adjustable)	6-Lead LFCSP_UD	CP-6-3	LEG
ADP122-3.3-EVALZ		3.3	Evaluation Board		
ADP123-EVALZ		Adjustable	Evaluation Board		
ADP122UJZ-REDYKIT		REDYKIT 2.5,3.3	REDYKIT		

¹ Z = RoHS Compliant Part. ² Up to 31 fixed-output voltage options from 1.75 V to 3.3 V are available. For additional voltage options, contact a local Analog Devices, Inc., sales or distribution

Δ	N	P1	199	/AD	P 1	123
П	v			IND		-

ΔN	P 1	22/	/ΔΝ	P 1	123
ĸυ	Г	IZZI	AD	ГΙ	IZJ

ADP	122/	'ADP'	123
-----	------	-------	-----