

## **Data Sheet**

## FEATURES

Upgrade for the ADM690, ADM691, ADM695 and for the MAX690, MAX691, MAX695 Specified over temperature Low power consumption: 0.7 mW Precision voltage monitor Reset assertion down to 1 V Vcc Low switch on resistance: 0.7 Ω normal, 7 Ω in backup High current drive: 100 mA Watchdog timer: 100 ms, 1.6 sec, or adjustable Standby current: 400 nA Automatic battery backup power switching Extremely fast gating of chip enable signals (3 ns) Voltage monitor for power fail Available in TSSOP package

### APPLICATIONS

Microprocessor systems Computers Controllers Intelligent instruments Automotive systems

## **PRODUCT HIGHLIGHTS**

The ADM8690 is available in 8-lead PDIP and SOIC packages and provides the following functions:

- 1. Power-on reset output during power-up, power-down, and brownout conditions. The RESET output remains operational with  $V_{CC}$  as low as 1 V.
- 2. Battery backup switching for CMOS RAM, CMOS microprocessor, or other low power logic.
- 3. Reset pulse if the optional watchdog timer is not toggled within a specified time.
- 4. 1.3 V threshold detector for power-fail warning, low battery detection, or to monitor a power supply other than 5 V.


The ADM8691 and ADM8695 are available in 16-lead PDIP and small outline packages (including TSSOP) and provide three additional functions:


- 1. Write protection of CMOS RAM or EEPROM.
- 2. Adjustable reset and watchdog timeout periods.
- 3. Separate watchdog timeout, backup battery switchover, and low  $V_{CC}$  status outputs.

# Microprocessor Supervisory Circuits

# ADM8690/ADM8691/ADM8695

## FUNCTIONAL BLOCK DIAGRAMS





Rev. C

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

# **TABLE OF CONTENTS**

Features 1
Applications1
Product Highlights 1
Functional Block Diagrams1
Revision History
General Description
Specifications
Absolute Maximum Ratings
ESD Caution
Pin Configurations and Function Descriptions7
Typical Performance Characteristics
Circuit Information
Battery Switchover Section11
Power-Fail RESET Output11
Watchdog Timer RESET12
Watchdog Output (WDO) (ADM8691/ADM8695)13
$\overline{\text{CE}}$ Gating and RAM Write Protection
(ADM8691/ADM8695)

## **REVISION HISTORY**

#### 12/11-Rev. B to Rev. C

Deleted ADM8692 and ADM8693	Throughout
Changes to Table 4	7
Change to Power-Fail RESET Output Section	
Changes to ADM8691/ADM8695 Applications Sect	tion 17
Updated Outline Dimensions	
Changes to Ordering Guide	

#### 6/11-Rev. A to Rev. B

Deleted ADM8694	. Throughout
Updated Figure 11, Figure 12, and Figure 13	9
Updated Outline Dimensions	

## 9/06—Rev. 0 to Rev. A

Updated Format	Universal
Changes to Absolute Maximum Ratings	6
Updated Ordering Guide	

#### 2/97—Revision 0: Initial Version

## **GENERAL DESCRIPTION**

The ADM8690/ADM8691/ADM8695 supervisory circuits offer complete single-chip solutions for power supply monitoring and battery control functions in microprocessor systems. These functions include microprocessor reset, backup battery switchover, watchdog timer, CMOS RAM write protection, and power failure warning. The complete family provides a variety of configurations to satisfy most microprocessor system requirements. The ADM8690/ADM8691/ADM8695 are fabricated using an advanced epitaxial CMOS process that combines low power consumption (0.7 mW), extremely fast chip enable gating (3 ns), and high reliability. RESET assertion is guaranteed with V<sub>cc</sub> as low as 1 V. In addition, the power switching circuitry is designed for minimal voltage drop, thereby permitting increased output current drive of up to 100 mA without the need for an external pass transistor.

See Table 1 for a product selection guide listing the characteristics of each device. To place an order, see the Ordering Guide.

Part No.	Nominal Reset Time	Nominal V <sub>cc</sub> Reset Threshold	Nominal Watchdog Timeout Period	Battery Backup Switching	Base Drive, Ext PNP	Chip Enable Signals
ADM8690	50 ms	4.65 V	1.6 sec	Yes	No	No
ADM8691	50 ms or ADJ	4.65 V	100 ms, 1.6 sec, ADJ	Yes	Yes	Yes
ADM8695	200 ms or ADJ	4.65 V	100 ms, 1.6 sec, ADJ	Yes	Yes	Yes

#### Table 1. Product Selection Guide

## **SPECIFICATIONS**

 $V_{\rm CC}$  = full operating range,  $V_{\rm BATT}$  = 2.8 V,  $T_{\rm A}$  =  $T_{\rm MIN}$  to  $T_{\rm MAX}$ , unless otherwise noted.

### Table 2.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
BATTERY BACKUP SWITCHING					
V <sub>CC</sub> Operating Voltage Range	4.75		5.5	V	
VBATT Operating Voltage Range	2.0		4.25	V	
Vout Output Voltage	V <sub>cc</sub> – 0.005	V <sub>cc</sub> – 0.0025		V	louτ = 1 mA
	Vcc – 0.2	Vcc – 0.125		V	l <sub>ouτ</sub> ≤ 100 mA
Vout in Battery Backup Mode	V <sub>BATT</sub> - 0.005	VBATT - 0.002		V	$I_{OUT} = 250 \ \mu A, V_{CC} < V_{BATT} - 0.2 \ V$
Supply Current (Excludes lout)		140	200	μA	$I_{OUT} = 100 \mu\text{A}$
Supply Current in Battery Backup Mode		0.4	1	μΑ	$V_{CC} = 0 V, V_{BATT} = 2.8 V$
Battery Standby Current					$5.5 \text{ V} > \text{V}_{\text{CC}} > \text{V}_{\text{BATT}} + 0.2 \text{ V}$
+ = Discharge, $- =$ Charge	-0.1		+0.02	μA	$T_A = 25^{\circ}C$
Battery Switchover Threshold		70		mV	Power-up
V <sub>CC</sub> – V <sub>BATT</sub>		50		mV	Power-down
Battery Switchover Hysteresis		20		mV	
BATT ON Output Voltage			0.3	v	I <sub>SINK</sub> = 3.2 mA
BATT ON Output Short-Circuit Current		55		mA	BATT ON = $V_{OUT}$ = 4.5 V, sink current
	0.5	2.5	25	μA	BATT ON = $0 V$ , source current
RESET AND WATCHDOG TIMER				P	
Reset Voltage Threshold	4.5	4.65	4.73	v	
Reset Threshold Hysteresis		40		mV	
Reset Timeout Delay					
ADM8690 and ADM8691	35	50	70	ms	OSC SEL = high
ADM8695	140	200	280	ms	OSC SEL = high
Watchdog Timeout Period, Internal	1.0	1.6	2.25	Seconds	Long period
Oscillator					
	70	100	140	ms	Short period
Watchdog Timeout Period, External Clock	3840	4064	4097	Cycles	Long period
-	768	1011	1025	Cycles	Short period
Minimum WDI Input Pulse Width	50			ns	$V_{IL} = 0.4 V, V_{IH} = 3.5 V$
$\overline{\text{RESET}}$ Output Voltage at V <sub>cc</sub> = 1 V		4	20	mV	$I_{SINK} = 10 \ \mu A, V_{CC} = 1 V$
RESET, LOW LINE Output Voltage		0.05	0.4	v	$I_{SINK} = 1.6 \text{ mA}, V_{CC} = 4.25 \text{ V}$
	3.5			v	$I_{\text{SOURCE}} = 1 \mu\text{A}$
RESET, WDO Output Voltage	5.5		0.4	v	$I_{\text{SINK}} = 1.6 \text{ mA}$
neser, who output voltage	3.5		0.1	v	Isource = 1 $\mu$ A
Output Short-Circuit Source Current	1	10	25	μA	$1500\text{RCE} - 1 \mu \Lambda$
Output Short-Circuit Sink Current	1	25	25	mA	
WDI Input Threshold <sup>1</sup>		25		шд	
Logic Low			0.8	v	
Logic High	3.5		0.0	v	
WDI Input Current	5.5	1	10	μA	WDI = V <sub>OUT</sub>
WDI Input Current	-10	-1	10	μΑ	WDI = 0 V
POWER-FAIL DETECTOR	10	I.		μπ	
PFI Input Threshold	1.25	1.3	1.35	v	$V_{CC} = 5 V$
PFI Input Current	-25	±0.01	+25	nA	
PFO Output Voltage		_0.01	+25 0.4	V	$I_{SINK} = 3.2 \text{ mA}$
. i o output tollage	3.5		0. 1	v	$I_{SOURCE} = 1 \mu A$
PFO Short-Circuit Source Current	3.5	3	25	ν μA	PFI = Iow, PFO = 0 V
PFO Short-Circuit Source Current	'		23		
FFU Short-Circuit Sink Current	<u> </u>	25		mA	$PFI = high, \overline{PFO} = V_{OUT}$

**Data Sheet** 

# ADM8690/ADM8691/ADM8695

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
CHIP ENABLE GATING					
CE <sub>IN</sub> Threshold			0.8	V	VIL
	3.0			V	VIH
CE <sub>IN</sub> Pull-Up Current		3		μΑ	
CE <sub>OUT</sub> Output Voltage			0.4	V	I <sub>SINK</sub> = 3.2 mA
	Vout - 1.5			V	I <sub>SOURCE</sub> = 3.0 mA
	$V_{\text{OUT}} - 0.05$			V	$I_{SOURCE} = 1 \ \mu A$ , $V_{CC} = 0 \ V$
CE Propagation Delay		3	7	ns	
OSCILLATOR					
OSC IN Input Current		±2		μΑ	
OSC SEL Input Pull-Up Current		5		μΑ	
OSC IN Frequency Range	0		500	kHz	OSC SEL = 0 V
OSC IN Frequency with External Capacitor		4		kHz	$OSC SEL = 0 V, C_{OSC} = 47 pF$

 $^1$  WDI is a three-level input that is internally biased to 38% of V<sub>CC</sub> and has an input impedance of approximately 5 M\Omega.

## **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25^{\circ}$ C, unless otherwise noted.

#### Table 3.

Parameter	Rating
Vcc	–0.3 V to +6 V
VBATT	–0.3 V to +6 V
All Other Inputs	-0.3 V to V <sub>OUT</sub> + 0.5 V
Input Current	
Vcc	200 mA
V <sub>BATT</sub>	50 mA
GND	20 mA
Digital Output Current	20 mA
Power Dissipation, 8-Lead PDIP	400 mW
$\theta_{JA}$ Thermal Impedance	120°C/W
Power Dissipation, 8-Lead SOIC	400 mW
$\theta_{JA}$ Thermal Impedance	120°C/W
Power Dissipation, 16-Lead PDIP	600 mW
$\theta_{JA}$ Thermal Impedance	135°C/W
Power Dissipation, 16-Lead TSSOP	600 mW
$\theta_{JA}$ Thermal Impedance	158°C/W
Power Dissipation, 16-Lead SOIC_N	600 mW
$\theta_{JA}$ Thermal Impedance	110°C/W
Power Dissipation, 16-Lead SOIC_W	600 mW
$\theta_{JA}$ Thermal Impedance	73°C/W
Operating Temperature Range	
Industrial (A Version)	-40°C to +85°C
Lead Temperature (Soldering, 10 sec)	300°C
Storage Temperature Range	–65°C to +150°C


Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## **PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS**



8-Lead PDIP and 8-Lead SOIC\_N





Figure 4. ADM8691/ADM8695 Pin Configuration, 16-Lead PDIP, 16-Lead SOIC\_N, 16-Lead SOIC\_W, and 16-Lead TSSOP


#### Table 4. Pin Function Descriptions

Pin No.						
8-Lead	16-Lead	Mnemonic	Description			
8	1	VBATT	Backup Battery Input. $V_{BATT}$ or $V_{CC}$ is internally switched to $V_{OUT}$ , depending on which is at the highest potential.			
1	2	Vout	Output Voltage. V <sub>CC</sub> or V <sub>BATT</sub> is internally switched to V <sub>OUT</sub> , depending on which is at the highest potential. V <sub>OUT</sub> can supply up to 100 mA to power CMOS RAM. Connect V <sub>OUT</sub> to V <sub>CC</sub> if V <sub>OUT</sub> and V <sub>BATT</sub> are not used.			
2	3	Vcc	Power Supply Input. 5 V nominal. $V_{CC}$ or $V_{BATT}$ is internally switched to $V_{OUT}$ , depending on which is at the highest potential.			
3	4	GND	Ground. This is the 0 V ground reference for all signals.			
N/A	5	BATT ON	Logic Output. BATT ON goes high when $V_{OUT}$ is internally switched to the $V_{BATT}$ input. It goes low when $V_{OUT}$ is internally switched to $V_{CC}$ . The output typically sinks 35 mA and can directly drive the base of an external PNP transistor to increase the output current above the 100 mA rating of $V_{OUT}$ .			
N/A	6	LOW LINE	Logic Output. $\overline{\text{LOW LINE}}$ goes low when V <sub>cc</sub> falls below the reset threshold. It returns high as soon as V <sub>cc</sub> rises above the reset threshold.			
N/A	7	OSC IN	Oscillator Logic Input. When OSC SEL is low, OSC IN can be driven by an external clock signal, or an external capacitor can be connected between OSC IN and GND. This sets both the reset active pulse timing and the watchdog timeout period (see Table 5 and Figure 17 through Figure 20). When OSC SEL is high or floating, the internal oscillator is enabled and the reset active time is fixed at 50 ms typical (ADM8691) or 200 ms typical (ADM8695). In this mode, the OSC IN pin selects either the fast (100 ms) or slow (1.6 sec) watchdog timeout period. In both modes, the timeout period immediately after a reset is 1.6 sec typical.			
N/A	8	OSC SEL	Logic Oscillator Select Input. When OSC SEL is unconnected (floating) or driven high, the internal oscillator sets the reset active time and watchdog timeout period. When OSC SEL is low, the external oscillator input, OSC IN, is enabled (see Table 5). OSC SEL has a 5 $\mu$ A internal pull-up.			
4	9	PFI	Power-Fail Input. PFI is the noninverting input to the power-fail comparator. When PFI is less than 1.3 V, PFO goes low. Connect PFI to GND or $V_{OUT}$ when not used.			
5	10	PFO	Power-Fail Output. $\overline{PFO}$ is the output of the power-fail comparator. It goes low when PFI is less than 1.3 V. The comparator is turned off and $\overline{PFO}$ goes low when V <sub>CC</sub> is below V <sub>BATT</sub> .			
6	11	WDI	Watchdog Input. WDI is a three-level input. If WDI remains either high or low for longer than the watchdog timeout period, RESET pulses low and WDO goes low. The timer is reset with each transition on the WDI line. The watchdog timer can be disabled if WDI is left floating or is driven to midsupply.			
N/A	12	CEOUT	Logic Output. $\overline{CE}_{OUT}$ is a gated version of the $\overline{CE}_{IN}$ signal. $\overline{CE}_{OUT}$ tracks $\overline{CE}_{IN}$ when V <sub>CC</sub> is above the reset threshold. If V <sub>CC</sub> is below the reset threshold, $\overline{CE}_{OUT}$ is forced high. See Figure 21 and Figure 22.			
N/A	13	CEIN	Logic Input. Input to the $\overline{CE}$ gating circuit. When not in use, connect this pin to GND or V <sub>OUT</sub> .			
N/A	14	WDO	Logic Output. The watchdog output, $\overline{WDO}$ , goes low if WDI remains either high or low for longer than the watchdog timeout period. $\overline{WDO}$ is set high by the next transition at WDI. If WDI is unconnected or at midsupply, the watchdog timer is disabled and $\overline{WDO}$ remains high. $\overline{WDO}$ also goes high when LOW LINE goes low.			

Pin No.			
8-Lead	16-Lead	Mnemonic	Description
7	15	RESET	Logic Output. RESET goes low if V <sub>CC</sub> falls below the reset threshold or if the watchdog timer is not serviced within its timeout period. The reset threshold is typically 4.65 V. RESET remains low for 50 ms (ADM8690/ADM8691) or 200 ms (ADM8695) after V <sub>CC</sub> returns above the threshold. RESET also goes low for 50 ms (ADM8690/ADM8691) or 200 ms (ADM8695) if the watchdog timer is enabled but not serviced within its timeout period. The RESET pulse width can be adjusted on the ADM8691/ADM8695, as shown in Table 5. The RESET output has an internal 3 µA pull-up and can either connect to an open-collector reset bus or directly drive a CMOS gate without an external pull-up resistor.
N/A	16	RESET	Logic Output. RESET is an active high output. It is the inverse of RESET.

# **TYPICAL PERFORMANCE CHARACTERISTICS**











Figure 7. Reset Output Voltage vs. Supply Voltage






Figure 9. Reset Active Time vs. Temperature




Figure 10. Reset Voltage Threshold vs. Temperature

Rev. C | Page 9 of 24




Figure 11. Power-Fail Comparator Response Time, Falling




Figure 13. Power-Fail Comparator Response Time with Pull-Up Resistor




Figure 12. Power-Fail Comparator Response Time, Rising

Rev. C | Page 10 of 24

## CIRCUIT INFORMATION BATTERY SWITCHOVER SECTION

The battery switchover circuit compares  $V_{CC}$  to the  $V_{BATT}$  input and connects  $V_{OUT}$  to whichever is higher. Switchover occurs when  $V_{CC}$  is 50 mV higher than  $V_{BATT}$  as  $V_{CC}$  falls, and when  $V_{CC}$  is 70 mV greater than  $V_{BATT}$  as  $V_{CC}$  rises. This 20 mV hysteresis prevents repeated rapid switching if  $V_{CC}$  falls very slowly or remains nearly equal to the battery voltage.




Figure 14. Battery Switchover Schematic

During normal operation, with  $V_{CC}$  higher than  $V_{BATT}$ ,  $V_{CC}$  is internally switched to  $V_{OUT}$  through an internal PMOS transistor switch. This switch has a typical on resistance of 0.7  $\Omega$  and can supply up to 100 mA at the  $V_{OUT}$  terminal.  $V_{OUT}$  is normally used to drive a RAM memory bank, requiring instantaneous currents of greater than 100 mA. If this is the case, a bypass capacitor should be connected to  $V_{OUT}$ . The capacitor provides the peak current transients to the RAM. A capacitance value of 0.1  $\mu$ F or greater can be used.

If the continuous output current requirements at V<sub>OUT</sub> exceed 100 mA or if a lower V<sub>CC</sub> – V<sub>OUT</sub> voltage differential is desired, an external PNP pass transistor can be connected in parallel with the internal transistor. The BATT ON output (ADM8691/ADM8695) can directly drive the base of the external transistor (see Figure 24).


A 7  $\Omega$  MOSFET switch connects the  $V_{BATT}$  input to  $V_{OUT}$  during battery backup. This MOSFET has very low input-to-output differential (dropout voltage) at the low current levels required for battery backup of CMOS RAM or other low power CMOS circuitry. The supply current in battery backup is typically 0.4  $\mu A.$ 

The ADM8690/ADM8691/ADM8695 operate with battery voltages from 2.0 V to 4.25 V. High value capacitors, either standard electrolytic or the farad-size, double-layer capacitors, can also be used for short-term memory backup. A small charging current of typically 10 nA (0.1  $\mu$ A maximum) flows out of the V<sub>BATT</sub> terminal. This current is useful for maintaining rechargeable batteries in a fully charged condition. This extends the life of the backup battery by compensating for its self-discharge current. Also note that this current poses no problem when lithium batteries are used for backup because the maximum charging current (0.1  $\mu$ A) is safe for even the smallest lithium cells.

If the battery switchover section is not used,  $V_{BATT}$  should be connected to GND and  $V_{OUT}$  should be connected to  $V_{CC}$ .

## POWER-FAIL RESET OUTPUT

**RESET** is an active low output that provides a **RESET** signal to the microprocessor whenever  $V_{CC}$  is at an invalid level. When  $V_{CC}$  falls below the reset threshold, the **RESET** output is forced low. The nominal reset voltage threshold is 4.65 V.



On power-up,  $\overline{\text{RESET}}$  remains low for 50 ms (200 ms for the ADM8695) after V<sub>CC</sub> rises above the appropriate reset threshold. This allows time for the power supply and microprocessor to stabilize. On power-down, the  $\overline{\text{RESET}}$  output remains low with V<sub>CC</sub> as low as 1 V. This ensures that the microprocessor is held in a stable shutdown condition.

The RESET active time is adjustable on the ADM8691/ ADM8695 by using an external oscillator or by connecting an external capacitor to the OSC IN pin. See Table 5 and Figure 17 through Figure 20.

The guaranteed minimum and maximum reset thresholds for the ADM8690/ADM8691/ADM8695 are 4.5 V and 4.73 V. The ADM8690/ADM8691/ADM8695 are, therefore, compatible with 5 V supplies with a +10%, -5% tolerance. The reset threshold comparator typically has 40 mV of hysteresis. The response time of the reset voltage comparator is less than 1 µs. If glitches are present on the V<sub>CC</sub> line that could cause spurious reset pulses, V<sub>CC</sub> should be decoupled close to the device.

In addition to  $\overline{\text{RESET}}$ , the ADM8691/ADM8695 provide an active high RESET output. This output is the complement of  $\overline{\text{RESET}}$  and is intended for processors that require an active high reset signal.


## WATCHDOG TIMER RESET

The watchdog timer circuit monitors the activity of the microprocessor to check that it is not stalled in an indefinite loop. An output line on the processor is used to toggle the watchdog input (WDI) line. If this line is not toggled within the selected timeout period, a RESET pulse is generated.

The nominal watchdog timeout period is preset at 1.6 sec on the ADM8690. The ADM8691/ADM8695 can be configured for a fixed timeout period—short (100 ms) or long (1.6 sec)—or for an adjustable timeout period. Some systems are unable to service the watchdog timer immediately after a reset; in this case, if the short period is selected for the ADM8691/ADM8695, the device automatically selects the long timeout period directly after a reset is issued. The watchdog timer is restarted at the end of a reset, regardless of whether the reset was caused by lack of activity on WDI or by V<sub>CC</sub> falling below the reset threshold.

The normal (short) timeout period becomes effective following the first transition of WDI after RESET has gone inactive. The watchdog timeout period restarts with each transition on the WDI pin. To ensure that the watchdog timer does not time out, either a high-to-low or low-to-high transition on the WDI pin must occur by the end of the minimum timeout period. If WDI remains permanently high or low, reset pulses are issued after each long (1.6 sec) timeout period. The watchdog monitor can be deactivated by allowing the watchdog input (WDI) to float or by connecting it to midsupply.

On the ADM8690 the watchdog timeout period is fixed at 1.6 sec, and the reset pulse width is fixed at 50 ms. The ADM8691/ ADM8695 allow these times to be adjusted, as shown in Table 5. Figure 17, Figure 18, Figure 19, and Figure 20 show the various oscillator configurations that can be used to adjust the reset pulse width and watchdog timeout period.



The internal oscillator is enabled when OSC SEL is high or floating. In this mode, OSC IN selects either the 1.6 sec watchdog timeout period or the 100 ms watchdog timeout period. When OSC IN is connected high or left floating, the 1.6 sec timeout period is selected; when OSC IN is connected low, the 100 ms timeout period is selected. In either case, the timeout period is 1.6 sec immediately after a reset. This gives the microprocessor time to reinitialize the system. If OSC IN is low, the 100 ms watchdog timeout period becomes effective after the first transition of WDI. The software should be written such that the input/output port driving WDI is left in its power-up reset state until the initialization routines are completed and the microprocessor is able to toggle WDI at the minimum watchdog timeout period of 70 ms.

		Watchdo	g Timeout Period	Reset Activ	e Period
OSC SEL	OSC IN	Normal	Immediately After Reset	ADM8691	ADM8695
Low <sup>1</sup>	External clock input	1024 CLKs	4096 CLKs	512 CLKs	2048 CLKs
Low <sup>1</sup>	External capacitor	400 ms × C/47 pF	1.6 sec × C/47 pF	200 ms × C/47 pF	520 ms × C/47 pF
Floating or high	Low	100 ms	1.6 sec	50 ms	200 ms
Floating or high	Floating or high	1.6 sec	1.6 sec	50 ms	200 ms

#### Table 5. ADM8691 and ADM8695 Reset Pulse Width and Watchdog Timeout Selections

<sup>1</sup> When the OSC SEL pin is low, OSC IN can be driven by an external clock signal, or an external capacitor (C) can be connected between OSC IN and GND. The nominal internal oscillator frequency is 10.24 kHz. The nominal oscillator frequency with an external capacitor is fosc (Hz) = 184,000/C (pF).

## WATCHDOG OUTPUT (WDO) (ADM8691/ADM8695)

The watchdog output ( $\overline{\text{WDO}}$  pin on the ADM8691/ADM8695) provides a status output that goes low if the watchdog timer times out and remains low until set high by the next transition on the watchdog input.  $\overline{\text{WDO}}$  is also set high when V<sub>CC</sub> goes below the reset threshold.




Figure 20. Internal Oscillator (100 ms Watchdog)

# CE GATING AND RAM WRITE PROTECTION (ADM8691/ADM8695)

The ADM8691/ADM8695 include memory protection circuitry that ensures the integrity of data in memory by preventing write operations when  $V_{CC}$  is at an invalid level. Two additional pins  $(\overline{CE}_{IN} \text{ and } \overline{CE}_{OUT})$  can be used to control the chip enable or write inputs of CMOS RAM. When  $V_{CC}$  is present,  $\overline{CE}_{OUT}$  is a buffered replica of  $\overline{CE}_{IN}$ , with a 3 ns propagation delay. When  $V_{CC}$  falls below the reset voltage threshold or  $V_{BATT}$ , an internal gate forces  $\overline{CE}_{OUT}$  high, independent of  $\overline{CE}_{IN}$ .

 $\overline{\text{CE}}_{\text{OUT}}$  typically drives the  $\overline{\text{CE}}$ ,  $\overline{\text{CS}}$ , or write input of battery backed-up CMOS RAM. This ensures the integrity of the data in memory by preventing write operations when  $V_{\text{CC}}$  is at an invalid level. Similar protection of EEPROMs can be achieved using the  $\overline{\text{CE}}_{\text{OUT}}$  pin to drive the store or write inputs.




Figure 21. Chip Enable Gating





Figure 22. Chip Enable Timing

#### **POWER-FAIL WARNING COMPARATOR**

An additional comparator is provided for early warning of failure in the microprocessor power supply. The power-fail input (PFI) is compared to an internal 1.3 V reference. The power-fail output (PFO) goes low when the voltage at PFI is less than 1.3 V.

Typically, PFI is driven by an external voltage divider that senses either the unregulated dc input to the system 5 V regulator or the regulated 5 V output. The voltage divider ratio can be chosen such that the voltage at PFI falls below 1.3 V several milliseconds before the 5 V power supply falls below the reset threshold. **PFO** is normally used to interrupt the microprocessor so that data can be stored in RAM and the shutdown procedure executed before power is lost.



#### Table 6. Input and Output Status in Battery Backup Mode

Signal	Status		
Vout	V <sub>OUT</sub> is connected to V <sub>BATT</sub> via an internal PMOS switch.		
RESET	Logic low.		
RESET	Logic high. The open circuit output voltage is equal to $V_{OUT}$ .		
LOW LINE	Logic low.		
BATT ON	Logic high. The open circuit voltage is equal to $V_{OUT}$ .		
WDI	WDI is ignored. It is internally disconnected from its internal pull-up resistor and does not source or sink current as long as its input voltage is between GND and V <sub>OUT</sub> . The input voltage does not affect supply current.		
WDO	Logic high. The open circuit voltage is equal to Vout.		
PFI	The power-fail comparator is turned off and has no effect on the power-fail output.		
PFO	Logic low.		
CEIN	CEIN is ignored. It is internally disconnected from its internal pull-up resistor and does not source or sink current as long		
	its input voltage is between GND and $V_{OUT}$ . The input voltage does not affect supply current.		
CEOUT	Logic high. The open circuit voltage is equal to Vout.		
OSC IN	OSC IN is ignored.		
OSC SEL	OSC SEL is ignored.		

## APPLICATIONS INFORMATION INCREASING THE DRIVE CURRENT

If the continuous output current requirements at  $V_{OUT}$  exceed 100 mA, or if a lower  $V_{CC} - V_{OUT}$  voltage differential is desired, an external PNP pass transistor can be connected in parallel with the internal transistor. The BATT ON output (ADM8691/ADM8695) can directly drive the base of the external transistor.





Figure 24. Increasing the Drive Current

## USING A RECHARGEABLE BATTERY FOR BACKUP


If a capacitor or a rechargeable battery is used for backup, the charging resistor should be connected to  $V_{\rm OUT}$  to eliminate the discharge path that would exist during power-down if the resistor were connected to  $V_{\rm CC}.$ 



# ADDING HYSTERESIS TO THE POWER-FAIL COMPARATOR

For increased noise immunity, hysteresis can be added to the power-fail comparator. Because the comparator circuit is noninverting, hysteresis can be added simply by connecting a resistor between the  $\overrightarrow{PFO}$  output and the PFI input, as shown in Figure 26. When  $\overrightarrow{PFO}$  is low, Resistor R3 sinks current from the summing junction at the PFI pin. When  $\overrightarrow{PFO}$  is high, the series combination of R3 and R4 sources current into the PFI summing junction. This results in differing trip levels for the comparator.

## ADM8690/ADM8691/ADM8695



## MONITORING THE STATUS OF THE BATTERY

The power-fail comparator can be used to monitor the status of the backup battery instead of the power supply, if desired (see Figure 27). The PFI input samples the battery voltage and generates an active low  $\overrightarrow{PFO}$  signal when the battery voltage drops below a selected threshold. It may be necessary to apply a test load to determine the loaded battery voltage. This is done under processor control using  $\overrightarrow{CE}_{OUT}$ . Because  $\overrightarrow{CE}_{OUT}$  is forced high during the battery backup mode, the test load is not applied to the battery while it is in use, even if the microprocessor is not powered.




Figure 27. Monitoring the Battery Status

## ALTERNATE WATCHDOG INPUT DRIVE CIRCUITS

The watchdog feature can be enabled and disabled under program control by driving WDI with a three-state buffer (see Figure 28). When three-stated, the WDI input floats, thereby disabling the watchdog timer.




Figure 28. Enabling and Disabling the Watchdog Input

This circuit is not entirely foolproof, and it is possible for a software fault to erroneously three-state the buffer, preventing the ADM8690/ADM8691/ADM8695 from detecting that the microprocessor is no longer operating correctly. In most cases, a better method is to extend the watchdog period rather than disable the watchdog.

For the ADM8691/ADM8695, the watchdog period can be extended under program control using the circuit shown in Figure 29. When the control input is high, the OSC SEL pin is low and the watchdog timeout is set by the external capacitor. A 0.01  $\mu$ F capacitor sets a watchdog timeout delay of 100 sec. When the control input is low, the OSC SEL pin is driven high, selecting the internal oscillator. The 100 ms or the 1.6 sec period is chosen, depending on which diode is used, as shown in Figure 29. With D1 inserted, the internal timeout is set to 100 ms; with D2 inserted, the timeout is set to 1.6 sec.





Figure 29. Extending the Watchdog Period

## TYPICAL APPLICATIONS ADM8690 APPLICATIONS

Figure 30 shows the ADM8690 in a typical power monitoring, battery backup application.  $V_{OUT}$  powers the CMOS RAM. Under normal operating conditions with  $V_{CC}$  present,  $V_{OUT}$  is internally connected to  $V_{CC}$ . If a power failure occurs,  $V_{CC}$  decays and  $V_{OUT}$  is switched to  $V_{BATT}$ , thereby maintaining power for the CMOS RAM. A RESET pulse is also generated when  $V_{CC}$  falls below 4.65 V for the ADM8690. RESET remains low for 50 ms after  $V_{CC}$  returns to 5 V.



The watchdog timer input (WDI) monitors an input/output line from the microprocessor system. This line must be toggled once every 1.6 sec to verify correct software execution. Failure to toggle the line indicates that the microprocessor system is not correctly executing its program and may be tied up in an endless loop. If this happens, a reset pulse is generated to initialize the microprocessor.

If the watchdog timer is not needed, the WDI input should be left floating.

The power-fail input, PFI, monitors the input power supply via a resistive divider network. The voltage on the PFI input is compared with a precision 1.3 V internal reference. If the input voltage drops below 1.3 V, a power-fail output ( $\overline{PFO}$ ) signal is generated. This signal warns of an impending power failure and can be used to interrupt the processor so that the system can be shut down in an orderly fashion. The resistors in the sensing network are ratioed to give the desired power-fail threshold voltage ( $V_T$ ).

$$V_T = (1.3 \ R1/R2) + 1.3 \ V$$
  
 $R1/R2 = (V_T/1.3) - 1$ 

Figure 31 shows a similar application, but in this case the PFI input monitors the unregulated input to the 7805 voltage regulator. This circuit provides an earlier warning of an impending power failure. It is useful with processors that operate at low speeds or where there are a significant number of housekeeping tasks to be completed before the power is lost.




Figure 31. ADM8690 Typical Application, Circuit B

#### ADM8691/ADM8695 APPLICATIONS

Figure 32 shows a typical connection for the ADM8691/ADM8695. CMOS RAM is powered from V<sub>OUT</sub>. When 5 V power is present, this voltage is routed to V<sub>OUT</sub>. If V<sub>CC</sub> fails, V<sub>BATT</sub> is routed to V<sub>OUT</sub>. V<sub>OUT</sub> can supply up to 100 mA from V<sub>CC</sub>, but if more current is required, an external PNP transistor can be added. When V<sub>CC</sub> is higher than V<sub>BATT</sub>, the BATT ON output goes low, providing up to 35 mA of base drive for the external transistor. A 0.1  $\mu$ F capacitor is connected to V<sub>OUT</sub> to supply the transient currents for CMOS RAM. When V<sub>CC</sub> is lower than V<sub>BATT</sub>, an internal 20  $\Omega$  MOSFET connects the backup battery to V<sub>OUT</sub>.




Figure 32. ADM8691/ADM8695 Typical Application

## **RESET OUTPUT**

The internal voltage detector monitors  $V_{CC}$  and generates a RESET output to hold the microprocessor reset line low when  $V_{CC}$  is below 4.65 V. An internal timer holds RESET low for 50 ms (200 ms for the ADM8695) after  $V_{CC}$  rises above 4.65 V. This prevents repeated toggling of RESET, even if the 5 V power drops out and recovers with each power line cycle.

The crystal oscillator normally used to generate the clock for microprocessors can take several milliseconds to stabilize. Because most microprocessors need several clock cycles to reset, RESET must be held low until the microprocessor clock oscillator has started. The power-up RESET pulse lasts 50 ms (200 ms for the ADM8695) to allow for this oscillator start-up time. If a different reset pulse width is required, a capacitor should be connected to OSC IN, or an external clock can be used (see Table 5 and Figure 17 through Figure 20). The manual reset switch and the 0.1  $\mu$ F capacitor connected to the reset line can be omitted if a manual reset is not needed. An inverted, active high RESET output is also available on the ADM8691/ADM8695.

## **POWER-FAIL DETECTOR**

The 5 V V<sub>CC</sub> power line is monitored via a resistive potential divider connected to the power-fail input (PFI). When the voltage at PFI falls below 1.3 V, the power-fail output ( $\overline{PFO}$ ) drives the processor's NMI input low. For example, if a power-fail threshold of 4.8 V is set with Resistor R1 and Resistor R2 and V<sub>CC</sub> falls from 4.8 V to 4.65 V, the microprocessor has time to save data into RAM. An earlier power-fail warning can be generated if the unregulated dc input to the 5 V regulator is available for monitoring. This allows more time for microprocessor housekeeping tasks to be completed before power is lost.

## **RAM WRITE PROTECTION**

The ADM8691/ADM8695  $\overline{CE}_{OUT}$  line drives the chip select inputs of the CMOS RAM.  $\overline{CE}_{OUT}$  follows  $\overline{CE}_{IN}$  as long as  $V_{CC}$  is above the 4.65 V reset threshold.

If  $V_{CC}$  falls below the reset threshold,  $\overline{CE}_{OUT}$  goes high, independent of the logic level at  $\overline{CE}_{IN}$ . This prevents the microprocessor from writing erroneous data into RAM during power-up, power-down, brownouts, and momentary power interruptions.

## WATCHDOG TIMER


The microprocessor drives the watchdog input (WDI) with an input/output line. When OSC IN and OSC SEL are unconnected, the microprocessor must toggle the WDI pin once every 1.6 sec to verify proper software execution. If a hardware or software failure occurs such that WDI is not toggled, the ADM8691 issues a 50 ms (200 ms for the ADM8695) RESET pulse after 1.6 sec. This typically restarts the microprocessor power-up routine. A new RESET pulse is issued every 1.6 sec until WDI is again strobed. If a different watchdog timeout period is required, a capacitor should be connected to OSC IN or an external clock can be used (see Table 5 and Figure 17 through Figure 20).


The watchdog output  $(\overline{\text{WDO}})$  goes low if the watchdog timer is not serviced within its timeout period. After  $\overline{\text{WDO}}$  goes low, it remains low until a transition occurs at WDI. The watchdog timer feature can be disabled by leaving WDI unconnected.

The  $\overline{\text{RESET}}$  output has an internal 3  $\mu$ A pull-up and can either connect to an open-collector reset bus or directly drive a CMOS gate without an external pull-up resistor.

070606-A

## **OUTLINE DIMENSIONS**






Dimensions shown in millimeters and (inches)

## **Data Sheet**

# ADM8690/ADM8691/ADM8695



## **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Package Description	Package Option
ADM8690AN	-40°C to +85°C	8-Lead Plastic Dual In-Line Package [PDIP]	N-8
ADM8690ANZ	–40°C to +85°C	8-Lead Plastic Dual In-Line Package [PDIP]	N-8
ADM8690ARN	–40°C to +85°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8
ADM8690ARN-REEL	–40°C to +85°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8
ADM8690ARNZ	–40°C to +85°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8
ADM8691ANZ	–40°C to +85°C	16-Lead Plastic Dual In-Line Package [PDIP]	N-16
ADM8691ARN	–40°C to +85°C	16-Lead Standard Small Outline Package [SOIC_N]	R-16
ADM8691ARN-REEL	–40°C to +85°C	16-Lead Standard Small Outline Package [SOIC_N]	R-16
ADM8691ARNZ	-40°C to +85°C	16-Lead Standard Small Outline Package [SOIC_N]	R-16
ADM8691ARW	–40°C to +85°C	16-Lead Standard Small Outline Package [SOIC_W]	RW-16
ADM8691ARW-REEL	–40°C to +85°C	16-Lead Standard Small Outline Package [SOIC_W]	RW-16
ADM8691ARWZ	–40°C to +85°C	16-Lead Standard Small Outline Package [SOIC_W]	RW-16
ADM8691ARU	-40°C to +85°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADM8691ARU-REEL	–40°C to +85°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADM8691ARUZ	–40°C to +85°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADM8695ARW	-40°C to +85°C	16-Lead Standard Small Outline Package [SOIC_W]	RW-16
ADM8695ARW-REEL	-40°C to +85°C	16-Lead Standard Small Outline Package [SOIC_W]	RW-16
ADM8695ARWZ	-40°C to +85°C	16-Lead Standard Small Outline Package [SOIC_W]	RW-16

 $^{1}$  Z = RoHS Compliant Part.

# NOTES

## **NOTES**

©2006–2011 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D00093-0-12/11(C)



www.analog.com

**Data Sheet**