

Dual Precision, 500 ns Settling, BiFET Op Amp

AD746

FEATURES

AC PERFORMANCE
500 ns Settling to 0.01% for 10 V Step
75 V/μs Slew Rate
0.0001% Total Harmonic Distortion (THD)
13 MHz Gain Bandwidth
Internal Compensation for Gains of +2 or Greater

DC PERFORMANCE

0.5 mV max Offset Voltage (AD746B)
10 μV/°C max Drift (AD746B)
175 V/mV min Open Loop Gain (AD746B)
2 μV p-p Noise, 0.1 Hz to 10 Hz
Available in Plastic Mini-DIP, Cerdip and Surface Mount Packages
Available in Tape and Reel in Accordance with EIA-481A Standard
MIL-STD-883B Processing also Available
Single Version: AD744

APPLICATIONS

Dual Output Buffers for 12- and 14-Bit DACs Input Buffers for Precision ADCs, Wideband Preamplifiers and Low Distortion Audio Circuitry

PRODUCT DESCRIPTION

The AD746 is a dual operational amplifier, consisting of two AD744 BiFET op amps on a single chip. These precision monolithic op amps offer excellent dc characteristics plus rapid settling times, high slew rates and ample bandwidths. In addition, the AD746 provides the close matching ac and dc characteristics inherent to amplifiers sharing the same monolithic die.

The single pole response of the AD746 provides fast settling: 500 ns to 0.01%. This feature, combined with its high dc precision, makes it suitable for use as a buffer amplifier for 12-or 14-bit DACs and ADCs. Furthermore, the AD746's low total harmonic distortion (THD) level of 0.0001% and very close matching ac characteristics make it an ideal amplifier for many demanding audio applications.


The AD746 is internally compensated for stable operation as a unity gain inverter or as a noninverting amplifier with a gain of 2 or greater. It is available in four performance grades. The AD746J is rated over the commercial temperature range of 0 to +70°C. The AD746A and AD746B are rated over the industrial temperature range of –40°C to +85°C. The AD746S is rated over the military temperature range of –55°C to +125°C and is available processed to MIL-STD-883B, Rev. C.

REV. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

CONNECTION DIAGRAM

Plastic Mini-DIP (N) Cerdip (Q) and Plastic SOIC (R) Packages



The AD746 is available in three 8-pin packages: plastic mini DIP, hermetic cerdip and surface mount (SOIC).

PRODUCT HIGHLIGHTS

- 1. The AD746 offers exceptional dynamic response for high speed data acquisition systems. It settles to 0.01% in 500 ns and has a 100% tested minimum slew rate of $50 \text{ V/}\mu\text{s}$ (AD746B).
- 2. Outstanding dc precision is provided by a combination of Analog Devices' advanced processing technology, laser wafer drift trimming and well-matched ion-implanted JFETs. Input offset voltage, input bias current and input offset current are specified in the warmed-up condition and are 100% tested.
- 3. Differential and multichannel systems will benefit from the AD746's very close matching of ac characteristics. Input offset voltage specs are fully tested and guaranteed to a maximum of 0.5 mV (AD746B).
- 4. The AD746 has very close, guaranteed matching of input bias current between its two amplifiers.
- 5. Unity gain stable version AD712 also available.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 617/329-4700 Fax: 617/326-8703

AD746—SPECIFICATIONS (@ +25°C and ± 15 V dc, unless otherwise noted)

Model	Conditions	Min	AD746J/A Typ	Max	Min	AD746B Typ	Max	Min	AD746S Typ	Max	Units
INPUT OFFSET VOLTAGE ¹ Initial Offset Offset vs. Temperature vs. Supply ² (PSRR) vs. Supply (PSRR) Long Term Stability	$T_{ m MIN}$ to $T_{ m MAX}$ $T_{ m MIN}$ to $T_{ m MAX}$	80 80	0.3 12 95 15	1.5 2.0 20	84 84	0.25 5 100 15	0.5 0.7 10	80 80	0.3 12 95 15	1.0 1.5 20	mV mV μV/°C dB dB μV/montl
$ \begin{array}{ll} \text{INPUT BIAS CURRENT}^3 \\ \text{Either Input} \\ \text{Either Input } @ \text{T_{MAX}} \\ \text{Either Input} \\ \text{Offset Current} \\ \text{Offset Current } @ \text{T_{MAX}} \\ \end{array} $	$V_{CM} = 0 \ V \\ V_{CM} = 0 \ V \\ V_{CM} = +10 \ V \\ V_{CM} = 0 \ V \\ V_{CM} = 0 \ V$		110 2.5/7 145 45 1.0/3	250 5.7/16 350 125 2.8/8		110 7 145 45 3	150 9.6 200 75 4.8		110 113 145 45 45	250 256 350 125 128	pA nA pA pA nA
MATCHING CHARACTERISTICS Input Offset Voltage Input Offset Voltage Input Offset Voltage Drift Input Bias Current Crosstalk	T _{MIN} to T _{MAX} @ 1 kHz @ 100 kHz		0.6 120 90	1.5 2.0 20 125		0.3 120 90	0.5 0.7 20 75		0.6 120 90	1.0 1.5 20 125	mV mV μV/°C pA dB dB
FREQUENCY RESPONSE Gain BW, Small Signal Slew Rate, Unity Gain Full Power Response Settling Time to 0.01% ⁴ Total Harmonic Distortion	G = -1 G = -1 $V_0 = 20 \text{ V p-p}$ G = 1 f = 1 kHz $R1 \ge 2 \text{ k}\Omega$ $V_0 = 3 \text{ V rms}$	8 45	13 75 600 0.5	0.75	9 50	13 75 600 0.5	0.75	8 45	13 75 600 0.5	0.75	MHz V/µs kHz µs
INPUT IMPEDANCE Differential Common Mode			$2.5 \times 10^{11} 5.5$ $2.5 \times 10^{11} 5.5$			$2.5 \times 10^{11} 500000000000000000000000000000000000$	5.5 5.5		$2.5 \times 10^{11} 5.5$ $2.5 \times 10^{11} 5.5$		Ω pF Ω pF
INPUT VOLTAGE RANGE Differential ⁵ Common-Mode Voltage Over Max Operating Range ⁶ Common-Mode Rejection Ratio	$V_{CM} = \pm 10 \text{ V}$ T_{MIN} to T_{MAX} $V_{CM} = \pm 11 \text{ V}$ T_{MIN} to T_{MAX}	-11 78 76 72 70	±20 +14.5, -11.5 88 84 84 80	+13	-11 82 80 78 74	±20 +14.5, -11 88 84 84 84		-11 78 76 72 70	±20 +14.5, -11.5 88 84 84 80	+13	V V V dB dB dB
INPUT VOLTAGE NOISE	0.1 to 10 Hz f = 10 Hz f = 100 Hz f = 1 kHz f = 10 kHz		2 45 22 18 16			2 45 22 18 16			2 45 22 18 16		$\begin{array}{c} \mu V \ p\text{-}p \\ nV/\sqrt{Hz} \\ nV/\sqrt{Hz} \\ nV/\sqrt{Hz} \\ nV/\sqrt{Hz} \\ nV/\sqrt{Hz} \end{array}$
INPUT CURRENT NOISE	f = 1 kHz		0.01			0.01			0.01		pA/√Hz
OPEN LOOP GAIN	$V_{O} = \pm 10 \text{ V}$ $R1 \ge 2 \text{ k}\Omega$ $T_{MIN} \text{ to } T_{MAX}$	150 75	300 200		175 75	300 200		150 65	300 175		V/mV V/mV
OUTPUT CHARACTERISTICS Voltage Current Max Capacitive Load Driving Capability	$R1 \ge 2 \ k\Omega$ $T_{MIN} \ to \ T_{MAX}$ Short Circuit $Gain = -1$ $Gain = -10$	+13, -1 ±12	2.5 +13.9, -13.3 +13.8, -13.1 25 50 500		+13, -12 ±12	2.5 +13.9, -13 +13.8, -13 25 50 500		+13, -12.5 ±12	+13.9, -13.3 +13.8, -13.1 25 50 500		V V mA pF pF
POWER SUPPLY Rated Performance Operating Range Quiescent Current		±4.5	±15	±18 10	±4.5	±15	±18 8.0	±4.5	±15	±18 10	V V mA
TEMPERATURE RANGE Rated Performance		0 to	+70/–40 to +85			-40 to +8	 5		-55 to +125		°C
PACKAGE OPTIONS 8-Pin Plastic Mini-DIP (N-8) 8-Pin Cerdip (Q-8) 8-Pin Surface Mount (R-8) Tape and Reel Chips			AD746JN AD746AQ AD746JR D746JR-REEL			AD746BQ		A	AD746SQ D746SCHIPS		
TRANSISTOR COUNT			54			54			54		

NOTES

¹Input Offset Voltage specifications are guaranteed after 5 minutes of operation at $T_A = +25$ °C.

²PSRR test conditions: $+V_S = 15 \text{ V}, -V_S = -12 \text{ V} \text{ to } -18 \text{ V} \text{ and } +V_S = 12 \text{ V} \text{ to } 18 \text{ V}, -V_S = -15 \text{ V}.$

³Bias Current Specifications are guaranteed maximum at either input after 5 minutes of operation at $T_A = +25$ °C. For higher temperature, the current doubles every 10°C.

 4 Gain = -1, Rl = 2 k, Cl = 10 pF.

 5 Defined as voltage between inputs, such that neither exceeds $\pm 10~V$ from ground.

⁶Typically exceeding -14.1 V negative common-mode voltage on either input results in an output phase reversal.

Specifications subject to change without notice.

Specifications in **boldface** are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in **boldface** are tested on all production units.

ABSOLUTE MAXIMUM RATINGS ¹	Lead Temperature R
Supply Voltage	(Soldering 60 seco
Internal Power Dissipation ² 500 mW	ESD Rating
Input Voltage $\pm V_S$	NOTES
Output Short Circuit Duration	¹ Stresses above those list
(For One Amplifier) Indefinite	permanent damage to the operation of the device at
Differential Input Voltage $\dots + V_S$ and $-V_S$	the operational section of
Storage Temperature Range (Q)65°C to +150°C	maximum rating conditio
Storage Temperature Range (N, R)65°C to +125°C	² 8-Pin Plastic Package: θ _J
Operating Temperature Range	8-Pin Cerdip Package: θ _J . 8-Pin Small Outline Pack
AD746J0°C to +70°C	0-1 in Sinan Outline 1 ack
AD746A/B40°C to +85°C	
AD746S55°C to +125°C	

Lead Temperature Range												
(Soldering 60 seconds)	 	 	 			 		 +	-3(00	٥(2
ESD Rating	 	 	 			 						
NOTES												

¹Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


²8-Pin Plastic Package: $\theta_{JA} = 100^{\circ}\text{C/Watt}$, $\theta_{JC} = 50^{\circ}\text{C/Watt}$

8-Pin Cerdip Package: $\theta_{IA} = 110^{\circ}\text{C/Watt}$, $\theta_{IC} = 30^{\circ}\text{C/Watt}$

8-Pin Small Outline Package: $\theta_{JA} = 160^{\circ}\text{C/Watt}$, $\theta_{JC} = 42^{\circ}\text{C/Watt}$

METALIZATION PHOTOGRAPH

Contact factory for latest dimensions. Dimensions shown in inches and (mm).



CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD746 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



AD746—Typical Characteristics




Figure 1. Input Voltage Swing vs. Supply Voltage




Figure 2. Output Voltage Swing vs. Supply Voltage




Figure 3. Output Voltage Swing vs. Load Resistance




Figure 4. Quiescent Current vs. Supply Voltage




Figure 5. Input Bias Current vs. Temperature




Figure 6. Output Impedance vs. Frequency




Figure 7. Input Bias Current vs. Common Mode Voltage




Figure 8. Short Circuit Current Limit vs. Temperature




Figure 9. Gain Bandwidth Product vs. Temperature




Figure 10. Open Loop Gain and Phase Margin vs. Frequency




Figure 13. Common-Mode and Power Supply Rejection vs. Frequency

10k FREQUENCY – Hz

100k




Figure 16. Total Harmonic Distortion vs. Frequency Using Circuit of Figure 19




Figure 11. Settling Time vs. Closed Loop Voltage Gain




Figure 14. Large Signal Frequency Response




Figure 17. Input Noise Voltage Spectral Density




Figure 12. Open Loop Gain vs. Supply Voltage




Figure 15. Output Swing and Error vs. Settling Time




Figure 18. Slew Rate vs. Input Error Signal

REV. B -5-

AD746

POWER SUPPLY BYPASSING

The power supply connections to the AD746 must maintain a low impedance to ground over a bandwidth of 13 MHz or more. This is especially important when driving a significant resistive or capacitive load, since all current delivered to the load comes from the power supplies. Multiple high quality bypass capacitors are recommended for each power supply line in any critical application. A 0.1 μF ceramic and a 1 μF tantalum capacitor as shown in Figure 20 placed as close as possible to the amplifier

If only one of the two amplifiers inside the AD746 is to be utilized, the unused amplifier should be connected as shown in Figure 21a. Note that the noninverting input should be grounded and that $R_{\rm L}$ and $C_{\rm L}$ are not required.

(with short lead lengths to power supply common) will assure

minimum bypass capacitance of 0.1 µF should be used for any

adequate high frequency bypassing, in most applications. A




Figure 19. THD Test Circuit




Figure 20. Power Supply Bypassing





Figure 21a. Gain of 2 Follower



application.

Figure 21b. Gain of 2 Follower Large Signal Pulse Response




Figure 21c. Gain of 2 Follower Small Signal Pulse Response




Figure 22a. Unity Gain Inverter




Figure 22b. Unity Gain Inverter Large Signal Pulse Response




Figure 22c. Unity Gain Inverter Small Signal Pulse Response

A HIGH SPEED 3 OR AMP INSTRUMENTATION AMPLIFIER CIRCUIT

The instrumentation amplifier circuit shown in Figure 23 can provide a range of gains from 2 up to 1000 and higher. The circuit bandwidth is 2.5 MHz at a gain of 2 and 750 kHz at a gain of 10; settling time for the entire circuit is less than 2 μ s to within 0.01% for a 10 volt step, (G = 10).

CIRCUIT GAIN =
$$\frac{20,000}{R_G} + 1$$

1/2
AD746

A1

(TRIM FOR BEST SETTLING TIME)

10kΩ

7.5pF


**10kΩ

7.5pF

**10kΩ

7.5pF

**10kΩ



*VOLTRONICS SP20 TRIMMER CAPACITOR OR EQUIVALENT **RATIO MATCHED 1% METAL FILM RESISTORS

Δ2

+IN C

Figure 23. A High Performance, 3 Op Amp, Instrumentation Amplifier Circuit




Figure 24. Pulse Response of the 3 Op Amp Instrumentation Amplifier. Gain = 10, Horizontal Scale: 0.5 μs/Div, Vertical Scale: 5 V/Div.

Table I. Performance Summary for the 3 Op Amp Instrumentation Amplifier Circuit

Gain	R _G Bandwidth		T _{SETTLE} (0.01%)
2	20 kΩ	2.5 MHz	1.0 µs
10	$4.04 \text{ k}\Omega$	1 MHz	2.0 μs
100	404Ω	290 kHz	5.0 μs




Figure 25. Settling Time of the 3 Op Amp Instrumentation Amplifier. Gain = 10, Horizontal Scale: 0.5 μs/Div, Vertical Scale: 5 V/Div. Error Signal Scale: 0.01%/Div.

THD Performance Considerations

The AD746 was carefully optimized to offer excellent performance in terms of total harmonic distortion (THD) in signal processing applications. The THD level when operating the AD746 in inverting gain applications will show a gradual rise from the distortion floor of 20 dB/decade (see Figure 28). In noninverting applications, care should be taken to balance the source impedances at both the inverting and noninverting inputs, to avoid distortion caused by the modulation of input capacitance inherent in all BiFET op amps.




Figure 26. THD Measurement, Inverter Circuit




Figure 27. THD Measurement, Follower Circuit

AD746




Figure 28. THD vs. Frequency Using Standard Distortion Analyzer




Figure 29. Crosstalk Test Circuit





Figure 30. Crosstalk vs. Frequency


OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

Mini-DIP (N) Package



Cerdip (Q) Package



Plastic Small Outline

(R) Package

