

Quad 350 MHz 24 V Amplifier

AD8024

FEATURES

Quad High-Speed Current Feedback Amplifier with Disable

-3 dB Bandwidth 350 MHz @ G = +1

Slew Rate 2400 V/ μ s, V_S = ±12 V

Drives High Capacitive Loads

Settling Time to 0.1% in 35 ns; 300 pF Load, 6 V Step Settling Time to 0.1% in 18 ns; 5 pF Load, 2 V Step

Low Power

Operates on +5 V to \pm 12 V (24 V) 4 mA/Amplifier Supply Current Excellent Video Specs (R_L = 150 Ω , G = +2) Gain Flatness 0.1 dB to 70 MHz 0.04% Differential Gain 0.09° Differential Phase Crosstalk –58 dB @ 5 MHz THD –72 dBc @ 5 MHz Outstanding DC Accuracy V_{OFFSET} is 2 mV (Typ) I_{BIAS} is 3 μ A (Max)

APPLICATIONS
LCD Column Drivers
High-Performance Test Equipment
Video Line Driver
ATE

PRODUCT DESCRIPTION

16-Lead SOIC Package

The AD8024 is a low settling time, high-speed, high output voltage quad current feedback operational amplifier. Manufactured on ADI's proprietary XFHV high-speed bipolar process, the AD8024 is capable of driving to within 1.3 V of its 24 V supply rail. Each amplifier has high-output current capability and can drive high capacitive loads.

The AD8024 outputs settle to 0.1% within 35 ns into a 300 pF load (6 V swing). The AD8024 can run on both 5 V as well as ± 12 V rails. Slew rate on ± 12 V supplies is 2400 V/ μ s. DC Characteristics are outstanding with typical 2 mV offset, and 3 μ A maximum input bias current. High-speed disable pin allows the AD8024 to be shut down when not in use. Low-power operation is assured with the 4 mA/Amplifier supply current draw.


The high voltage drive capability, low settling time, high slew rate, low offset, and high bandwidth make the AD8024 ideally suited as an LCD column driver, a video line driver, and for use in high-performance test equipment.

The AD8024 is available in a 16-lead SOIC package.

REV. C

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

FUNCTIONAL BLOCK DIAGRAM






Figure 1. Pulse Response Driving a Large Load Capacitance, C_L = 300 pF, G = +3, R_{FB} = 2.32 k Ω , R_S = 10.5 Ω , R_L = 1 k Ω , V_S = \pm 7.5 V

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700 World Wide Web Site: http://www.analog.com
Fax: 781/326-8703 © Analog Devices, Inc., 2001

$\textbf{AD8024--SPECIFICATIONS} \ (@\ \textbf{T}_{A} = 25^{\circ}\textbf{C},\ \textbf{V}_{S} = \pm 7.5\ \textbf{V},\ \textbf{C}_{LOAD} = 10\ \textbf{pF},\ \textbf{R}_{L} = 150\ \Omega,\ unless\ otherwise\ noted.)$

Model	Conditions	Min	Typ	Max	Unit
DYNAMIC PERFORMANCE Bandwidth (3 dB) Bandwidth (0.1 dB) Slew Rate Settling Time to 0.1%	$R_{FB} = 800 \ \Omega$, No Peaking, $G = +3$ No Peaking, $G = +3$ 6 V Step, $G = +3$, $C_{LOAD} = 300 \ pF$ $T_A = 25^{\circ}C$ to $85^{\circ}C$, ± 3 V (6 V Step) $C_{LOAD} = 300 \ pF$, $R_S = 10.5 \ \Omega$, $R_{LOAD} > 1 \ k\Omega$, $R_{FB} = 2.32 \ k\Omega$	160 370	200 25 390 30		MHz MHz V/µs ns
	± 1 V (2 V Step), C _{LOAD} = 5 pF, R _S = 0 Ω, R _{LOAD} > 1 kΩ, R _{FB} = 750 kΩ		18		ns
NOISE/HARMONIC PERFORMANCE Total Harmonic Distortion	$\begin{split} f_C &= 5 \text{ MHz}, R_L = 1 \text{ k}\Omega \\ f_C &= 5 \text{ MHz}, R_L = 150 \Omega \\ f &= 10 \text{ kHz} \\ f &= 10 \text{ kHz} (-I_{\rm IN}) \\ f &= 3.58 \text{ MHz}, G = +2 \\ f &= 3.58 \text{ MHz}, G = +2 \end{split}$		-72 -67 3 8 0.04 0.09		$\begin{array}{c} dBc \\ dBc \\ nV/\sqrt{\overline{Hz}} \\ pA/\sqrt{\overline{Hz}} \\ \% \\ Degrees \end{array}$
DC PERFORMANCE Input Offset Voltage Offset Drift +Input Bias Current -Input Bias Current Open-Loop Transresistance	$T_{ ext{MIN}}$ to $T_{ ext{MAX}}$ $T_{ ext{MIN}}$ to $T_{ ext{MAX}}$	0.850	2 1.5 1 1 1.2 0.840	5 7.5 3	mV μV/°C μΑ μΑ ΜΩ ΜΩ
INPUT CHARACTERISTICS Input Resistance +Input -Input Input Capacitance Input Common-Mode Voltage Common-Mode Rejection Ratio	$T_{ ext{MIN}}$ to $T_{ ext{MAX}}$ $T_{ ext{MIN}}$ to $T_{ ext{MAX}}$	$-V_S + 1.2$	1 135 2	+V _S - 2	$\begin{array}{c} M\Omega \\ \Omega \\ pF \\ V \end{array}$
Input Offset Voltage -Input Current +Input Current		62	66 0.2 1		dB μΑ/V μΑ/V
OUTPUT CHARACTERISTICS Output Voltage Swing $R_L = 1 \text{ k}\Omega$ $R_L = 150 \Omega$ Linear Output Current Max Dynamic Output Current Capacitive Load Drive	$V_{OL} - V_{EE}$ $V_{CC} - V_{OH}$ $V_{OL} - V_{EE}$ $V_{CC} - V_{OH}$ Error <3%, R1 = 50 Ω	35	0.8 1.1 1.0 1.3 50 300 1000	1.0 1.3 1.35 1.55	V V V V mA mA pF
MATCHING CHARACTERISTICS Dynamic Crosstalk (Worst Between Any 2) DC Input Offset Voltage Match Input Current Match	G = +2, f = 5 MHz		-58 0.4 0.1	1.5 2.0	dB mV μA
POWER SUPPLY Operating Range Total Quiescent Current	Single Supply Dual Supply $T_{MIN} \text{ to } T_{MAX}$ Disable = HIGH	5 ±2.5	16 19.5 0.5	24 ±12 17	V V mA mA mA
Power Supply Rejection Ratio Input Offset Voltage -Input Current +Input Current	$V_S = \pm 6.5 \text{ V to } \pm 8.5 \text{ V}$	64	70 0.03 0.07		dB μΑ/V μΑ/V

Model	Conditions	Min	Тур	Max	Unit
DISABLE CHARACTERISTICS					
Off Isolation	f = 6 MHz		49		dB
Off Output Impedance			20		pF
Turn-On Time			25		ns
Turn-Off Time			20		ns
Switching Threshold	V _{TH} – DGND	1.3	1.6	1.9	V
OPERATING TEMPERATURE RANGE		-40		+85	°C

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*

Supply Voltage V_{CC} – V_{EE} Internal Power Dissipation Small Outline (R) 1.0 Watts (Observe Derating Curve) Input Voltage (Common Mode) $\pm V_S$ Differential Input Voltage ±3 V (Clamped)

Output Voltage Limit Maximum $+V_S$ Minimum -V_S

Output Short Circuit Duration

..... Observe Power Derating Curve

Storage Temperature Range

R Package -65°C to +125°C Operating Temperature Range

AD8024A -40°C to +85°C Lead Temperature Range (Soldering 10 sec) 300°C

Maximum Power Dissipation

The maximum power that can be safely dissipated by the AD8024 is limited by the associated rise in junction temperature. The maximum safe junction temperature for the plastic encapsulated parts is determined by the glass transition temperature of the plastic, about 150°C. Temporarily exceeding this limit may cause a shift in parametric performance due to a change in the stresses exerted on the die by the package. Exceeding a junction temperature of 175°C for an extended period can result in device failure.

Output Short Circuit Limit

The AD8024's internal short circuit limitation is not sufficient to protect the device in the event of a direct short circuit between a video output and a power supply voltage rail (V_{CC} or V_{EE}). Temporary short circuits can reduce an output's ability to source

or sink current and therefore impact the device's ability to drive a load. Short circuits of extended duration can cause metal lines to fuse open, rendering the device nonfunctional.

To prevent these problems, it is recommended that a series resistor be placed as close as possible to the outputs. This will serve to substantially reduce the magnitude of the fault currents and protect the outputs from damage caused by intermittent short circuits. This may not be enough to guarantee that the maximum junction temperature (150°C) is not exceeded under all conditions. To ensure proper operation, it is necessary to observe the maximum power derating curve in Figure 2.

It must also be noted that in (noninverting) gain configurations (with low values of gain resistor), a high level of input overdrive can result in a large input error current, which may then result in a significant power dissipation in the input stage. This power must be included when computing the junction temperature rise due to total internal power.




Figure 2. Maximum Power Dissipation vs. Ambient Temperature

ORDERING GUIDE


Model	Temperature Range	Package Description	Package Option
AD8024AR	−40°C to +85°C	16-Lead Narrow-Body SOIC	R-16A
AD8024AR-REEL	−40°C to +85°C	16-Lead Narrow-Body SOIC	13" Tape and Reel
AD8024AR-REEL7	−40°C to +85°C	16-Lead Narrow-Body SOIC	7" Tape and Reel

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD8024 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




^{*}Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


AD8024—Typical Performance Characteristics




TPC 1. Input Common-Mode Voltage Range vs. Supply Voltage




TPC 2. Output Voltage Swing vs. Load Resistance




TPC 3. Output Voltage Swing vs. Supply Voltage




TPC 4. Total Supply Current vs. Supply Voltage




TPC 5. Total Supply Current vs. Temperature




TPC 6. Input Bias Current vs. Temperature




TPC 7. Input Offset Voltage vs. Temperature




TPC 8. Input Current and Voltage Noise vs. Frequency




TPC 9. Output Impedance vs. Frequency, Disabled State



TPC 10. Open-Loop Transimpedance vs. Frequency, $R_L = 150 \Omega$




TPC 11. Common-Mode Rejection vs. Frequency




TPC 12. Power Supply Rejection vs. Frequency

REV. C –5–


AD8024




TPC 13. Harmonic Distortion vs. Frequency, $R_L = 150 \Omega$




TPC 14. Crosstalk vs. Frequency, G = +2, $R_L = 150 \Omega$




TPC 15. Slew Rate vs. Output Step Size




TPC 16. Maximum Slew Rate vs. Supply Voltage




TPC 17. Closed-Loop Gain and Phase vs. Frequency, G=+1, $R_L=150\,\Omega$




TPC 18. Closed-Loop Gain and Phase vs. Frequency, G = +2, $R_{L} = 150 \, \Omega$




TPC 19. Closed-Loop Gain and Phase vs. Frequency, $G=+10,\,R_L=150\,\Omega$




TPC 20. Closed-Loop Gain and Phase vs. Frequency, G = -1, $R_L = 150\,\Omega$




TPC 21. Small Signal Pulse Response, Gain = +1 $(R_{FB} = 5 \text{ k}\Omega, R_L = 150 \Omega, V_S = \pm 7.5 \text{ V})$



TPC 22. Large Signal Pulse Response, Gain = +1 $(R_{FB} = 5 \text{ k}\Omega, R_L = 150 \Omega, V_S = \pm 7.5 \text{ V})$




TPC 23. Small Signal Pulse Response, Gain = +2 $(R_{FB} = 750 \,\Omega, \, R_L = 150 \,\Omega, \, V_S = \pm 7.5 \,V)$




TPC 24. Large Signal Pulse Response, Gain = +2 $(R_{FB} = 750 \,\Omega, \, R_L = 150 \,\Omega, \, V_S = \pm 7.5 \,V)$


AD8024




TPC 25. Small Signal Pulse Response, Gain = +10 (R_{FB} = 400 Ω , R_L = 150 Ω , V_S = ± 7.5 V)



TPC 26. Large Signal Pulse Response, Gain = +10 (R_{FB} = 400 Ω , R_L = 150 Ω , V_S = \pm 7.5 V)



TPC 27. Small Signal Pulse Response, Gain = –1 (R_{FB} = 909 Ω , R_L = 150 Ω , V_S = ± 7.5 V)



TPC 28. Large Signal Pulse Response, Gain = -1 $(R_{FB} = 909 \,\Omega, \, R_L = 150 \,\Omega, \, V_S = \pm 7.5 \,V)$

General

The AD8024 is a wide bandwidth, quad video amplifier. It offers a high level of performance on 16 mA total quiescent supply current for closed-loop gains of ± 1 or greater.

Bandwidth up to 380 MHz, low differential gain and phase errors, and high output current make the AD8024 an efficient video amplifier.

The AD8024's wide phase margin and high output current make it an excellent choice when driving any capacitive load.

Choice of Feedback Resistor

Because it is a current feedback amplifier, the closed-loop bandwidth of the AD8024 may be customized with the feedback resistor.

A larger feedback resistor reduces peaking and increases the phase margin at the expense of reduced bandwidth. A smaller feedback resistor increases bandwidth at the expense of increased peaking and reduced phase margin.

The closed-loop bandwidth is affected by attenuation due to the finite output resistance. The open-loop output resistance of $\approx 6~\Omega$ reduces the bandwidth somewhat when driving load resistors less than $\approx 150~\Omega$. The bandwidth will be $\approx 10\%$ greater for load resistance above a few hundred ohms.

The value of the feedback resistor is not critical unless maintaining the widest or flattest frequency response is desired. Table I shows the bandwidth at different supply voltages for some useful closed-loop gains when driving a 150 Ω load. The recommended resistors are for the widest bandwidth with less than 2 dB peaking.

Table I. –3 dB Bandwidth vs. Closed-Loop Gain Resistor, R_L = 150 Ω

V _S - Volts	Gain	$R_F - \Omega$	BW - MHz
±7.5	+1	5000	350
	+2	750	275
	+10	400	105
	-1	750	165
±12	+1	8000	380
	+10	215	150
	-1	750	95
±2.5	+2	1125	125

Driving Capacitive Loads

When used in combination with the appropriate feedback resistor, the AD8024 will drive any load capacitance without oscillation. In accordance with the general rule for current feedback amplifiers, increased load capacitance requires the use of a higher feedback resistor for stable operation.

Due to the high open-loop transresistance and low inverting input current of the AD8024, large feedback resistors do not create large closed-loop gain errors. In addition, the high output current allows rapid voltage slewing on large load capacitors.

For wide bandwidth and clean pulse response, an additional small series output resistor of about 10 Ω is recommended.




Figure 3. Circuit for Driving a Capacitive Load




Figure 4. Pulse Response Driving a Large Load Capacitance, C_L = 300 pF, G = +3, R_{FB} = 2.32 k Ω , R_S = 10.5 Ω , R_L = 1 k Ω , V_S = ±7.5 V

AD8024

Overload Recovery

The most important overload conditions are:

Input Common-Mode Voltage Overdrive Output Voltage Overdrive Input Current Overdrive.

When configured for a low closed-loop gain, the AD8024 recovers quickly from an input common-mode voltage over-drive; typically in <25 ns.

When configured for a higher gain and overloaded at the output, recovery from an output voltage overdrive is also short; approximately 55 ns (see Figure 5). For higher overdrive, the response is somewhat slower. For 100% overdrive, the recovery time is substantially longer.

When configured for a high noninverting gain, a high input overdrive can result in a large current into the input stage. Although this current is internally limited to approximately 30 mA, its effect on the total power dissipation may be significant. See also the warning under Maximum Power Dissipation.




Figure 5. 15% Overload Recovery, Gain = +10 $(R_{FB} = 400 \, \Omega, \, R_L = 1 \, k\Omega, \, V_S = \pm 7.5 \, V)$

Disable Mode Operation

When the Disable pin is tied to DGND, all amplifiers are operational, in the enabled state.

When the voltage on the Disable pin is raised to 1.6 V or more above DGND, all amplifiers are in the disabled, powered-down state. In this condition, the DISABLE pin sources approximately 0.1 μ A, the total quiescent current is reduced to approximately 500 μ A, all outputs are in a high impedance state, and there is a high level of isolation from inputs to outputs.


The output impedance in the disabled mode is the equivalent of all external resistors, seen from the output pin, in parallel with the total disabled output impedance of the amplifier, typically 20 pF.

The input stages of the AD8024 include protection from large differential input voltages that may be present in the disabled mode. Internal clamps limit this voltage to 1.5 V. The high input-to-output isolation is maintained for voltages below this limit.

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

16-Lead Plastic SOIC (R-16A)



REV. C -11-

AD8024—Revision History

Location	Page
Data Sheet changed from REV. B to REV. C.	
Addition of callouts to Functional Block Diagram	, . 1
Addition of Tane and Reel Packages to Ordering Guide	

-12- REV. C