


# CEP8030L/CEB8030L





PRELIMINARY

4

## N-Channel Logic Level Enhancement Mode Field Effect Transistor

### FEATURES

- 30V , 75A ,  $R_{DS(ON)}=6\text{m}\Omega$  @  $V_{GS}=10\text{V}$ .  
 $R_{DS(ON)}=9\text{m}\Omega$  @  $V_{GS}=4.5\text{V}$ .
- Super high dense cell design for extremely low  $R_{DS(ON)}$ .
- High power and current handling capability.
- TO-220 & TO-263 package.



### ABSOLUTE MAXIMUM RATINGS (Tc=25°C unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	VDS	30	V
Gate-Source Voltage	VGS	$\pm 16$	V
Drain Current-Continuous -Pulsed	ID	75	A
	IDM	156	A
Drain-Source Diode Forward Current	IS	75	A
Maximum Power Dissipation @ Tc=25°C Derate above 25°C	PD	50	W
		0.4	W/ °C
Operating and Storage Temperature Range	TJ, TSTG	-65 to 175	°C

### THERMAL CHARACTERISTICS

Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	2.5	°C/W
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	62.5	°C/W

# CEP8030L/CEB8030L

ELECTRICAL CHARACTERISTICS (T<sub>C</sub>=25°C unless otherwise noted)

4

Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>						
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V, I <sub>D</sub> =250μA	30			V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =24V, V <sub>GS</sub> =0V			10	μA
Gate-Body Leakage	I <sub>GSS</sub>	V <sub>GS</sub> =±16V, V <sub>DS</sub> =0V			±100	nA
<b>ON CHARACTERISTICS<sup>a</sup></b>						
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250μA	1		3	V
Drain-Source On-State Resistance	R <sub>D(ON)</sub>	V <sub>GS</sub> =10V, I <sub>D</sub> =37.5A			6	mΩ
		V <sub>GS</sub> =4.5V, I <sub>D</sub> =30A			9	mΩ
On-State Drain Current	I <sub>D(ON)</sub>	V <sub>GS</sub> =10V, V <sub>DS</sub> =10V	75			A
Forward Transconductance	g <sub>F</sub>	V <sub>DS</sub> =10V, I <sub>D</sub> =26A		32		S
<b>DYNAMIC CHARACTERISTICS<sup>b</sup></b>						
Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> =15V, V <sub>GS</sub> =0V f=1.0MHz		3898	5100	pF
Output Capacitance	C <sub>oss</sub>			1876	2500	pF
Reverse Transfer Capacitance	C <sub>rss</sub>			270	350	pF
<b>SWITCHING CHARACTERISTICS<sup>b</sup></b>						
Turn-On Delay Time	t <sub>D(ON)</sub>	V <sub>DD</sub> =15V, I <sub>D</sub> =52A, V <sub>GS</sub> =10V R <sub>GEN</sub> =24Ω		10	16	ns
Rise Time	t <sub>r</sub>			200	250	ns
Turn-Off Delay Time	t <sub>D(OFF)</sub>			50	90	ns
Fall Time	t <sub>f</sub>			140	200	ns
Total Gate Charge	Q <sub>g</sub>	V <sub>DS</sub> =10V, I <sub>D</sub> =52A, V <sub>GS</sub> =10V		44	60	nC
Gate-Source Charge	Q <sub>gs</sub>			6		nC
Gate-Drain Charge	Q <sub>gd</sub>			14		nC

# CEP8030L/CEB8030L

## ELECTRICAL CHARACTERISTICS ( $T_c=25^\circ\text{C}$ unless otherwise noted)

4

Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>DRAIN-SOURCE DIODE CHARACTERISTICS <sup>a</sup></b>						
Diode Forward Voltage	$V_{SD}$	$V_{GS} = 0\text{V}$ , $I_S = 37.5\text{A}$		0.9	1.3	V

### Notes

- a. Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
- b. Guaranteed by design, not subject to production testing.




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance






Figure 4. On-Resistance Variation with Drain Current and Temperature

# CEP8030L/CEB8030L


4




**Figure 5. Gate Threshold Variation with Temperature**




**Figure 6. Breakdown Voltage Variation with Temperature**




**Figure 7. Transconductance Variation with Drain Current**



**Figure 8. Body Diode Forward Voltage Variation with Source Current**



**Figure 9. Gate Charge**



**Figure 10. Maximum Safe Operating Area**

# CEP8030L/CEB8030L

4




Figure 11. Switching Test Circuit




Figure 12. Switching Waveforms




Figure 13. Normalized Thermal Transient Impedance Curve