

LC²MOS LOGDAC Logarithmic D/A Converter

AD7111/AD7111A

FEATURES

Dynamic Range: 88.5 dB Resolution: 0.375 dB On-Chip Data Latches +5 V Operation AD7111A Pin Compatible with AD7524 Low Power

APPLICATIONS
Audio Attenuators
Sonar Systems
Function Generators
Digitally Controlled AGC System

GENERAL DESCRIPTION

The LOGDAC® AD7111/AD7111A are monolithic multiplying D/A converters featuring wide dynamic range in a small package. Both DACs can attenuate an analog input signal over the range 0 dB to 88.5 dB in 0.375 dB steps. They are available in 16-pin DIPs and SOIC packages. The AD7111 is also available in a 20-terminal LCCC package.

The degree of attenuation across the DAC is determined by an 8-bit word applied to the onboard decode logic. This 8-bit word is decoded into a 17-bit word which is then applied to a 17-bit R-2R ladder. The very fine step resolution, which is available over the entire dynamic range, is due to the use of this 17-bit DAC.

The AD7111/AD7111A are easily interfaced to a standard 8-bit MPU bus via an 8-bit data port and standard microprocessor control lines. The AD7111 WR input is edge triggered and requires a rising edge to load new data to the DAC. The AD7111A WR is level triggered to allow transparent operation of the latches, if required. It should also be noted that the AD7111A is exactly pin and function-compatible with the AD7524, an industry standard 8-bit multiplying DAC. This allows an easy upgrading of existing AD7524 designs which would benefit both from the wider dynamic range and the finer step resolution offered by the AD7111A.


The AD7111/AD7111A are fabricated in Linear Compatible CMOS (LC²MOS), an advanced, mixed technology process that combines precision bipolar circuits with low power CMOS logic.


LOGDAC is a registered trademark of Analog Devices, Inc.

REV. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

FUNCTIONAL BLOCK DIAGRAMS





PRODUCT HIGHLIGHTS

- 1. Wide Dynamic Range: 0 dB to 88.5 dB attenuation range in 0.375 dB steps.
- 2. Small Package: The AD7111/AD7111A are available in 16-pin DIPs and SOIC packages.
- 3. Transparent Latch Operation: By tying the \overline{CS} and \overline{WR} inputs low, the DAC latches in the AD7111A can be made transparent.
- 4. Fast Microprocessor Interface: Data setup times of 25 ns and write pulse width of 57 ns make the AD7111A compatible with modern microprocessors.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 617/329-4700 Fax: 617/326-8703

AD7111/AD7111A-SPECIFICATIONS

AD7111—ELECTRICAL CHARACTERISTICS $(V_{DD} = +5 \text{ V}, V_{IN} = -10 \text{ V dc}, I_{OUT} = AGND = DGND = 0 \text{ V output amplifier AD7111 except where noted})$

Parameter	$AD7111I$ $T_A = +25^{\circ}C$	J/C/U Grades $T_A = T_{MIN}, T_{MAX}$	$\mathbf{AD7111K}$ $\mathbf{T_A} = +25^{\circ}\mathbf{C}$	X/B/T Grades $T_A = T_{MIN}, T_{MAX}$	Units	Conditions/Comments			
NOMINAL RESOLUTION	0.375	0.375	0.375	0.375	dB				
ACCURACY RELATIVE TO 0 dB ATTENUATION 0.375 dB Steps:									
Accuracy ≤ ±0.17 dB Monotonic 0.75 dB Steps:	0 to 36 0 to 54	0 to 36 0 to 54	0 to 30 0 to 48	0 to 30 0 to 48	dB min dB min	Guaranteed Attenuation Ranges for Specified Step Sizes			
Accuracy ≤ ±0.35 dB Monotonic 1.5 dB Steps:	0 to 48 0 to 72	0 to 42 0 to 66	0 to 42 0 to 72 0 to 42 0 to 85.5	0 to 36 0 to 60	dB min dB min				
Accuracy ≤ ±0.7 dB Monotonic 3.0 dB Steps:	0 to 54 Full Range	0 to 48 0 to 78		0 to 42 0 to 72	dB min dB min	Full Range Is from 0 dB to 88.5 dB			
Accuracy ≤ ±1.4 dB Monotonic 6.0 dB Steps:	0 to 66 Full Range	0 to 54 Full Range	0 to 60 Full Range	0 to 48 Full Range	dB min dB min				
Accuracy ≤ ±2.7 dB Monotonic	0 to 72 Full Range	0 to 60 Full Range	0 to 60 Full Range	0 to 48 Full Range	dB min dB min				
GAIN ERROR	±0.1	±0.15	±0.15	±0.20	dB max				
V _{IN} INPUT RESISTANCE	9/11/15	9/11/15	7/11/18	7/11/18	kΩ min/typ/max				
R _{FB} INPUT RESISTANCE	9.3/11.5/15.7	9.3/11.5/15.7	7.3/11.5/18.8	7.3/11.5/18.8	kΩ min/typ/max				
DIGITAL INPUTS V _{IH} (Input High Voltage) V _{IL} (Input Low Voltage) Input Leakage Current	2.4 0.8 ±1	2.4 0.8 ±10	2.4 0.8 ±1	2.4 0.8 ±10	V min V max μA max	$Digital\ Inputs = V_{DD}$			
SWITCHING CHARACTERISTICS ¹									
t_{CS} t_{CH} t_{WR} t_{DS}	0 0 350 175	0 0 500 250	0 0 350 175	0 0 500 250	ns min ns min ns min ns min	Chip Select to Write Setup Time Chip Select to Write Hold Time Write Pulse Width Data Valid to Write Setup Time Data Valid to Write Hold Time			
t _{DH} t _{RFSH}	10 3	10 4.5	10 3	10 4.5	ns min us min	Refresh Time			
POWER SUPPLY					,				
V _{DD} I _{DD}	+5 1 500	+5 4 1000	+5 1 500	+5 4 1000	V mA max μA max	$\begin{array}{l} \mbox{Digital Inputs} = \mbox{V_{IL} or V_{IH}} \\ \mbox{Digital Inputs} = \mbox{0 V or V_{DD};} \\ \mbox{See Figure 6} \end{array}$			

NOTE

AC PERFORMANCE CHARACTERISTICS These characteristics are included for design guidance only and are not subject to test. $V_{DD} = +5 \text{ V}$, $V_{IN} = -10 \text{ V}$ dc except where noted, $I_{OUT} = AGND = DGND = 0 \text{ V}$, output amplifier AD711 except where noted.

	AD7111I	L/C/U Grades	AD7111F	K/B/T Grades				
Parameter	$T_A = +25^{\circ}C$	$T_A = T_{MIN}, T_{MAX}$	$T_A = +25^{\circ}C$	$T_A = T_{MIN}, T_{MAX}$	Units	Conditions/Comments		
DC Supply Rejection, ΔGain/ΔV _{DD}	0.001	0.005	0.001	0.005	dB per % max	$\Delta V_{\rm DD} = \pm 10\%$, Input Code = 00000000		
Propagation Delay	3.0	4.5	3.0	4.5	μs max	Full-Scale Change Measured from WR Going High, CS = 0 V		
Digital-to-Analog Glitch Impulse	100		100		nV secs typ	Measured with AD843 as Output Amplifier for Code Transition 10000000 to 00000000 C1 of Figure 1 is 0 pF		
Output Capacitance, Pin 1	185	185	185	185	pF max			
Input Capacitance, Pin 15 and Pin 16	7	7	7	7	pF max			
Feedthrough at 1 kHz	-94	-72	-94	-68	dB max			
Total Harmonic Distortion	-91	-91	-91	-91	dB typ	$V_{IN} = 6 \text{ V rms at } 1 \text{ kHz}$		
Output Noise Voltage Density	70	70	70	70	nV/√Hz max	Includes AD711 Amplifier Noise		
Digital Input Capacitance	7	7	7	7	pF max	_		

Specifications subject to change without notice.

¹Sample tested at +25°C to ensure compliance. Specifications subject to change without notice.

$\textbf{AD7111A-ELECTRICAL CHARACTERISTICS} \begin{array}{l} (V_{DD} = +5 \text{ V}, V_{IN} = -10 \text{ V dc}, I_{OUT} = \text{AGND} = \text{DGND} = 0 \text{ V output amplifier AD711 except where noted)} \end{array}$

Parameter	$\mathbf{AD711}$ $\mathbf{T_A} = +25^{\circ}\mathbf{C}$	1AC Grade $T_A = T_{MIN}, T_{MAX}$	$\mathbf{AD711}$ $\mathbf{T_A} = +25^{\circ}\mathbf{C}$	1AB Grade $T_A = T_{MIN}, T_{MAX}$	Units	Conditions/Comments			
NOMINAL RESOLUTION	0.375	0.375	0.375	0.375	dB				
ACCURACY RELATIVE TO 0 dB ATTENUATION 0.375 dB Steps:									
Accuracy ≤ ±0.17 dB Monotonic 0.75 dB Steps:	0 to 36 0 to 54	0 to 36 0 to 54	0 to 30 0 to 48	0 to 30 0 to 48	dB min dB min	Guaranteed Attenuation Ranges for Specified Step Sizes			
Accuracy ≤ ±0.35 dB Monotonic 1.5 dB Steps:	0 to 48 0 to 72	0 to 42 0 to 66	0 to 42 0 to 72	0 to 36 0 to 60	dB min dB min				
Accuracy ≤ ±0.7 dB Monotonic 3.0 dB Steps:	0 to 54 Full Range	0 to 48 0 to 78	0 to 48 0 to 85.5	0 to 42 0 to 72	dB min dB min	Full Range Is from 0 dB to 88.5 dB			
Accuracy ≤ ±1.4 dB Monotonic 6.0 dB Steps:	0 to 66 Full Range	0 to 54 Full Range	0 to 60 Full Range	0 to 48 Full Range	dB min dB min				
Accuracy $\leq \pm 2.7 \text{ dB}$ Monotonic	0 to 72 Full Range	0 to 60 Full Range	0 to 60 Full Range	0 to 48 Full Range	dB min dB min				
GAIN ERROR	±0.1	±0.15	±0.15	±0.20	dB max				
V _{IN} INPUT RESISTANCE	9/11/15	9/11/15	7/11/18	7/11/18	kΩ min/typ/max				
R _{FB} INPUT RESISTANCE	9.3/11.5/15.7	9.3/11.5/15.7	7.3/11.5/18.8	7.3/11.5/18.8	kΩ min/typ/max				
DIGITAL INPUTS V _{IH} (Input High Voltage) V _{IL} (Input High Voltage) Input Leakage Current	2.4 0.8 ±1	2.4 0.8 ±10	2.4 0.8 ±1	2.4 0.8 ±10	V min V max μA max	$\label{eq:Digital Inputs} Digital Inputs = V_{DD}$			
$\overline{\begin{matrix} \text{SWITCHING CHARACTERISTICS}^1 \\ t_{\text{CS}} \\ t_{\text{CH}} \\ t_{\text{WR}} \\ t_{\text{DS}} \end{matrix}}$	0 0 57 25	0 0 57 25	0 0 57 25	0 0 57 25	ns min ns min ns min ns min	Chip Select to Write Setup Time Chip Select to Write Hold Time Write Pulse Width Data Valid to Write Setup Time			
T _{DH} POWER SUPPLY	10	10	10	10	ns min	Data Valid to Write Hold Time			
V_{DD} I_{DD}	+5 1 1	+5 2 1	+5 1 1	+5 2 1	V mA max mA max	$\label{eq:decomposition} \begin{split} & \underset{\begin{subarray}{c} Digital Inputs = V_{IL} \ or \ V_{IH} \\ \hline \hline CS = \overline{WR} = 0 \ V \\ & Digital Inputs = 0 \ V \ or \ V_{DD}; \\ & See \ Figure \ 6 \end{split}$			

NOTE

AC PERFORMANCE CHARACTERISTICS These characteristics are included for design guidance only and are not subject to test. $V_{DD} = +5 \text{ V}$, $V_{IN} = -10 \text{ V}$ dc except where noted, $I_{OUT} = AGND = DGND = 0 \text{ V}$, output amplifier AD711 except where noted.

	AD7111	AC Grade	AD7111	AB Grade						
Parameter	$T_A = +25^{\circ}C$	$T_A = T_{MIN}, T_{MAX}$	$T_A = +25^{\circ}C$	$T_A = T_{MIN}, T_{MAX}$	Units	Conditions/Comments				
DC Supply Rejection, ΔGain/ΔV _{DD}	0.001	0.005	0.001	0.005	dB per % max	$\Delta V_{DD} = \pm 10\%$, Input Code = 00000000				
Propagation Delay	1	1.5	1	1.5	μs max	Full-Scale Change Measured from \overline{WR} Going High, $\overline{CS} = 0 \text{ V}$				
Digital-to-Analog Glitch Impulse	10	20	10	20	nV secs typ	Measured with AD843 as Output Amplifier for Code Transition 10000000 to 00000000 C1 of Figure 1 is 0 pF				
Output Capacitance, Pin 1	50	50	50	50	pF max					
Input Capacitance, Pin 15 and Pin 16	7	7	7	7	pF max					
Feedthrough at 1 kHz	-94	-90	-92	-90	dB max					
Total Harmonic Distortion	-91	-91	-91	-91	dB typ	V _{IN} = 6 V rms at 1 kHz				
Output Noise Voltage Density	70	70	70	70	nV/√Hz max	Includes AD711 Amplifier Noise				
Digital Input Capacitance	7	7	7	7	pF max	_				

 $Specifications \ subject \ to \ change \ without \ notice.$

REV. 0 -3-

¹Sample tested at +25°C to ensure compliance.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*

$(T_A = +25^{\circ}C \text{ unless otherwise noted})$
V_{DD} (to DGND)+7 V
V_{IN} (to AGND)
Digital Input Voltage to DGND \dots -0.3 V to V_{DD} + 0.3 V
I_{OUT} to AGND0.3 V to V_{DD}
V_{RFB} to AGND $\hdots \pm 35~V$
AGND to DGND $$ 0 to V_{DD}
DGND to AGND \ldots
Power Dissipation, DIP 1 W
θ_{JA} , Thermal Impedance
Lead Temperature (Soldering, 10 secs) +300°C
Power Dissipation, SOIC 1 W
θ_{JA} , Thermal Impedance
Lead Temperature (Soldering)
Vapor Phase (60 secs)

Power Dissipation, LCCC 1 W
θ_{JA} , Thermal Impedance
Lead Temperature (Soldering, 10 secs) +300°C
Operating Temperature Range
Commercial (K, L Versions)0°C to +70°C
Industrial (B, C Versions)40°C to +85°C
Extended (T, U Versions)55°C to +125°C
Storage Temperature Range65°C to +150°C

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD7111/AD7111A features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



ORDERING GUIDES

AD7111A ORDERING GUIDE

Model	Temperature Range	Specified Accuracy Range	Package Option ¹
AD7111ABN	-40°C to +85°C	0 dB to 60 dB	N-16
AD7111ACN	-40°C to +85°C	0 dB to 72 dB	N-16
AD7111ABR	-40°C to +85°C	0 dB to 60 dB	R-16
AD7111ACR	-40°C to +85°C	0 dB to 72 dB	R-16

NOTE

 $^{1}N = Plastic DIP; R = SOIC.$

TERMINOLOGY

RESOLUTION: Nominal change in attenuation when moving between two adjacent codes.

MONOTONICITY: The device is monotonic if the analog output decreases (or remains constant) as the digital code increases.

FEEDTHROUGH ERROR: That portion of the input signal which reaches the output when all digital inputs are high. See section on Applications.

OUTPUT LEAKAGE CURRENT: Current which appears on the I_{OUT} terminal with all digital inputs high.

TOTAL HARMONIC DISTORTION: A measure of the harmonics introduced by the circuit when a pure sinusoid is applied to the input. It is expressed as the harmonic energy divided by the fundamental energy at the output.

AD7111 ORDERING GUIDE

Model ^l	Temperature Range	Specified Accuracy Range	Package Option ²
AD7111KN	0°C to +70°C	0 dB to 60 dB	N-16
AD7111BQ	-40°C to +85°C	0 dB to 60 dB	Q-16
AD7111LN	0°C to +70°C	0 dB to 72 dB	N-16
AD7111CQ	-40°C to +85°C	0 dB to 72 dB	Q-16
AD7111UQ/883B	-55°C to +125°C	0 dB to 72 dB	Q-16
AD7111TE/883B	-55°C to +125°C	0 dB to 60 dB	E-20A

NOTES

¹To order MIL-STD-883B, Class B processed parts, add /883B to part number. Contact local sales office for military data sheet and availability.


²N = Plastic DIP; Q = Cerdip; E = LCCC; R = SOIC.

ACCURACY: The difference (measured in dB) between the ideal transfer function as listed in Table I and the actual transfer function as measured with the device.

OUTPUT CAPACITANCE: Capacitance from I_{OUT} to ground.

DIGITAL-TO-ANALOG GLITCH IMPULSE: The amount of charge injected from the digital inputs to the analog output when the inputs change state. This is normally specified as the area of the glitch in either pA-secs or nV-secs depending upon whether the glitch is measured as a current or voltage signal. Glitch impulse is measured with $V_{\rm IN}=AG{\rm ND}$.

PROPAGATION DELAY: This is a measure of the internal delays of the circuit and is defined as the time from a digital input change to the analog output current reaching 90% of its final value.



Write Cycle Timing Diagram

CIRCUIT DESCRIPTION GENERAL CIRCUIT DESCRIPTION

The AD7111/AD7111A consists of a 17-bit R-2R CMOS multiplying D/A converter with extensive digital logic. The logic translates the 8-bit binary input into a 17-bit word which is used to drive the D/A converter. Input data on the D7-D0 bus is loaded into the input data latches using $\overline{\text{CS}}$ and $\overline{\text{WR}}$ control signals. When using the AD7111, the rising edge of $\overline{\text{WR}}$ latches the input data and initiates the internal data transfer to the decoder. A minimum time t_{RFSH} , the refresh time, is required for the data to propagate through the decoder before a new data write is attempted.


In contrast, the AD7111A \overline{WR} input is level triggered to allow transparent operation of the latches if required.

The transfer function for the circuit of Figure 1 is given by:

$$V_O = -V_{IN} \, 10 \, exp - \frac{0.375 \, N}{20}$$

or $\left| \frac{V_O}{V_{IN}} \right| \, dB = -0.375 \, N$

PIN CONFIGURATIONS



where 0.375 is the step size (resolution) in dB and N is the input code in decimal for values 0 to 239. For $240 \le N \le 255$ the output is zero. Table I gives the output attenuation relative to 0 dB for all possible input codes.




Figure 1. Typical Circuit Configuration

The graphs on the last page give a pictorial representation of the specified accuracy and monotonic ranges for all grades of the AD7111/AD7111A. High attenuation levels are specified with less accuracy than low attenuation levels. The range of monotonic behavior depends upon the attenuation step size used.

Table I. Ideal Attenuation in dB vs. Input Code

<u>D3-D0</u>																
D7-D4	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
0000	0.0	0.375	0.75	1.125	1.5	1.875	2.25	2.625	3.0	3.375	3.75	4.125	4.5	4.875	5.25	5.625
0001	6.0	6.375	6.75	7.125	7.5	7.875	8.25	8.625	9.0	9.375	9.75	10.125	10.5	10.875	11.25	11.625
0010	12.0	12.375	12.75	13.125	13.5	13.875	14.25	14.625	15.0	15.375	15.75	16.125	16.5	16.875	17.25	17.625
0011	18.0	18.375	18.75	19.125	19.5	19.875	20.25	20.625	21.0	21.375	21.75	22.125	22.5	22.875	23.25	23.625
0100	24.0	24.375	24.75	25.125	25.5	25.875	26.25	26.625	27.0	27.375	27.75	28.125	28.5	28.875	29.25	29.625
0101	30.0	30.375	30.75	31.125	31.5	31.875	32.25	32.625	33.0	33.375	33.75	34.125	34.5	34.875	35.25	35.625
0110	36.0	36.375	36.75	37.125	37.5	37.875	38.25	38.625	39.0	39.375	39.75	40.125	40.5	40.875	41.25	41.625
0111	42.0	42.375	42.75	43.125	43.5	43.875	44.25	44.625	45.0	45.375	45.75	46.125	46.5	46.875	47.25	47.625
1000	48.0	48.375	48.75	49.125	49.5	49.875	50.25	50.625	51.0	51.375	51.75	52.125	52.5	52.875	53.25	53.625
1001	54.0	54.375	54.75	55.125	55.5	55.875	56.25	56.625	57.0	57.375	57.75	58.125	58.5	58.875	59.25	59.625
1010	60.0	60.375	60.75	61.125	61.5	61.875	62.25	62.625	63.0	63.375	63.75	64.125	64.5	64.875	65.25	65.625
1011	66.0	66.375	66.75	67.125	67.5	67.875	68.25	68.625	69.0	69.375	69.75	70.125	70.5	70.875	71.25	71.625
1100	72.0	72.375	72.75	73.125	73.5	73.875	74.25	74.625	75.0	75.375	75.75	76.125	76.5	76.875	77.25	77.625
1101	78.0	78.375	78.75	79.125	79.5	79.875	80.25	80.625	81.0	81.375	81.75	82.125	82.5	82.875	83.25	83.625
1110	84.0	84.375	84.75	85.125	85.5	85.875	86.25	86.625	87.0	87.375	87.75	88.125	88.5	88.875	89.25	89.625
1111	MUTE	MUTE	MUTE	MUTE												

For example, the AD7111L is guaranteed monotonic in 0.375 dB steps from 0 dB to -54 dB inclusive and in 0.75 dB steps from 0 dB to -72 dB inclusive. To achieve monotonic operation over the entire 88.5 dB range it is necessary to select input codes so that the attenuation step size at any point is consistent with the step size guaranteed for monotonic operation at that point.

EQUIVALENT CIRCUIT ANALYSIS

Figure 2 shows a simplified circuit of the D/A converter section of the AD7111/AD7111A, and Figure 3 gives an approximate equivalent circuit.

The current source $I_{\rm LEAKAGE}$ is composed of surface and junction leakages. The resistor R_0 as shown in Figure 3 is the equivalent output resistance of the device which varies with input code (excluding all 0s code) from 0.8R to 2R. R is typically $12~k\Omega.$ $C_{\rm OUT}$ is the capacitance due to the N channel switches and varies from about 20 pF to 50 pF depending upon the digital input. For further information on CMOS multiplying D/A converters, refer to "CMOS DAC Application Guide" which is available from Analog Devices, Publication Number G872b–8–1/89.




Figure 2. Simplified D/A Circuit of AD7111/AD7111A





Figure 3. Equivalent Analog Output Circuit of AD7111/AD7111A

DYNAMIC PERFORMANCE


The dynamic performance of the AD7111/AD7111A will depend upon the gain and phase characteristics of the output amplifier, together with the optimum choice of PC board layout and decoupling components. Circuit layout is most important if the optimum performance of the AD7111/AD7111A is to be achieved. Most application problems stem from either poor layout, grounding errors, or inappropriate choice of amplifier.

It is recommended that when using the AD7111/AD7111A with a high speed amplifier, a capacitor (C1) he connected in the feedback path as shown in Figure 1. This capacitor, which should be between 10 pF and 30 pF, compensates for the phase lag introduced by the output capacitance of the D/A converter. Figures 4 and 5 show the performance of the AD7111/AD7111A using the AD711, a high speed, low cost BiFET amplifier, and the OP275, a dual, bipolar/JFET, audio amplifier. The performance without C1 is shown in the middle trace and the response with C1 in circuit shown in the bottom trace.



DATA CHANGE FROM 80H TO 00H.

Figure 4. Response of AD7111/AD7111A with AD711



DATA CHANGE FROM 80H TO 00H.

Figure 5. Response of AD7111/AD7111A with 1/2 OP275

In conventional CMOS D/A converter design, parasitic capacitance in N-channel D/A converter switches can give rise to glitches on the D/A converter output. These glitches result from digital feedthrough. The AD7111/AD7111A has been designed to minimize these glitches as much as possible.

For operation beyond 250 kHz, capacitor C1 may be reduced in value. This gives an increase in bandwidth at the expense of a poorer transient response as shown in Figures 5 and 11. In circuits where C1 is not included, the high frequency roll-off point is primarily determined by the characteristics of the output amplifier and not the AD7111/AD7111A.

Feedthrough and absolute accuracy are sensitive to output leakage current effects. For this reason it is recommended that the operating temperature of the AD7111/AD7111A be kept as close to 25°C as is practically possible, particularly where the device's performance at high attenuation levels is important. A typical plot of leakage current vs. temperature is shown in Figure 10.

Some solder fluxes and cleaning materials can form slightly conductive films which cause leakage effects between analog input and output. The user is cautioned to ensure that the manufacturing process for circuits using the AD7111/AD7111A does not allow such films to form. Otherwise the feedthrough, accuracy and maximum usable range will be affected.

STATIC ACCURACY PERFORMANCE

The D/A converter section of the AD7111/AD7111A consists of a 17-bit R-2R type converter. To obtain optimum static performance at this level of resolution it is necessary to pay great attention to amplifier selection, circuit grounding, etc.

Amplifier input has current results in a dc offset at the output of the amplifier due to the current flowing through the feedback resistor $R_{\rm FB}.$ It is recommended that an amplifier with an input bias current of less than 10 nA be used (e.g., AD711) to minimize this offset.

Another error arises from the output amplifier s input offset voltage. The amplifier is operated with a fixed feedback resistance, but the equivalent source impedance (the AD7111/AD7111A output impedance) varies as a function of attenuation level. This has the effect of varying thc "noise" gain of the amplifier, thus creating a varying error due to amplifier offset voltage. It is recommended that an amplifier with less than $50~\mu V$ of input offset be used (such as the AD OP07 in dc applications. Amplifiers with higher offset voltage may cause audible "thumps" in ac applications due to dc output changes.

The AD7111/AD7111A accuracy is specified and tested using only the internal feedback resistor. Any gain error (i.e., mismatch of $R_{\rm FB}$ to the R-2R ladder) that may exist in the

AD7111/AD7111A D/A converter circuit results in a constant attenuation error over the whole range. The AD7111/AD7111A accuracy is specified relative to 0 dB attenuation, hence "Gain" trim resistors—R1 and R2 in Figure 1—can be used to adjust $V_{\rm OUT}=V_{\rm IN}$ precisely (i.e., 0 dB attenuation) with input code 00000000. The accuracy and monotonic range specifications of the AD7111/AD7111A are not affected in any way by this gain trim procedure. For the AD7111/AD7111A L/C/U grades, suitable values for R1 and R2 of Figure 1 are R1 = 500 Ω , R2 = 180 Ω ; for the K/B/T grades, suitable value are R1 = 1000 Ω , R2 = 270 Ω . For additional information on gain error the reader is referred to the "CMOS DAC Application Guide," available from Analog Devices, Inc., Publication Number G872b–8–1/89.

Typical Performance Characteristics




Figure 6. Typical Supply Current vs. Logic Input Level




Figure 7. Typical Attenuation Error for 0.75 dB Steps




Figure 8. Typical Attenuation Error for 3 dB Steps vs. Temperature




Figure 9. Accuracy Specification for K/B/T Grade Devices at $T_A = +25^{\circ} C$

AD7111/AD7111A-Typical Performance Characteristics




Figure 10. Output Leakage Current vs. Temperature




Figure 12. Distortion vs. Frequency




Figure 11. Frequency Response with 1/2 OP275 and **AD711 Amplifiers**




Figure 13. Accuracy Specification for L/C/U Grade Devices at $T_A = +25^{\circ}C$

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

