

AD7663—SPECIFICATIONS (−40°C to +85°C, AVDD = DVDD = 5 V, OVDD = 2.7 V to 5.25 V, unless otherwise noted.)

Parameter	Conditions	Min	Typ	Max	Unit
RESOLUTION		16			Bits
ANALOG INPUT					
Voltage Range	$V_{IND} - V_{INGND}$	$\pm 4 \text{ REF}, 0 \text{ V to } 4 \text{ REF}, \pm 2 \text{ REF}$ (See Table I)			V
Common-Mode Input Voltage	V_{INGND}	−0.1		+0.5	V
Analog Input CMRR	$f_{IN} = 45 \text{ kHz}$		62		dB
Input Impedance			See Table I		
THROUGHPUT SPEED					
Complete Cycle				4	μs
Throughput Rate		0		250	kSPS
DC ACCURACY					
Integral Linearity Error		−3		+3	LSB ¹
No Missing Codes		16			Bits
Transition Noise			0.7		LSB
Bipolar Zero Error ² , T_{MIN} to T_{MAX}	$\pm 5 \text{ V Range}$	−25		+25	LSB
	Other Range	−0.06		+0.06	% of FSR
Bipolar Full-Scale Error ² , T_{MIN} to T_{MAX}		−0.25		+0.25	% of FSR
Unipolar Zero Error ² , T_{MIN} to T_{MAX}		−0.18		+0.18	% of FSR
Unipolar Full-Scale Error ² , T_{MIN} to T_{MAX}		−0.38		+0.38	% of FSR
Power Supply Sensitivity	$AVDD = 5 \text{ V} \pm 5\%$		± 0.1		LSB
AC ACCURACY					
Signal-to-Noise	$f_{IN} = 10 \text{ kHz}$	89	90		dB ³
	$f_{IN} = 100 \text{ kHz}$		90		dB
Spurious-Free Dynamic Range	$f_{IN} = 100 \text{ kHz}$		100		dB
Total Harmonic Distortion	$f_{IN} = 100 \text{ kHz}$		−100		dB
Signal-to-(Noise+Distortion)	$f_{IN} = 10 \text{ kHz}$	88.5	90		dB
	$f_{IN} = 100 \text{ kHz}, -60 \text{ dB Input}$		30		dB
−3 dB Input Bandwidth			800		kHz
SAMPLING DYNAMICS					
Aperture Delay			2		ns
Aperture Jitter			5		ps rms
Transient Response	Full-Scale Step			2.75	μs
REFERENCE					
External Reference Voltage Range		2.3	2.5	$AVDD - 1.85$	V
External Reference Current Drain	250 kSPS Throughput		50		μA
DIGITAL INPUTS					
Logic Levels					
V_{IL}		−0.3		+0.8	V
V_{IH}		+2.0		$DVDD + 0.3$	V
I_{IL}		−1		+1	μA
I_{IH}		−1		+1	μA
DIGITAL OUTPUTS					
Data Format		Parallel or Serial 16-Bit			
Pipeline Delay		Conversion Results Available Immediately after Completed Conversion			
V_{OL}	$I_{SINK} = 1.6 \text{ mA}$			0.4	V
V_{OH}	$I_{SOURCE} = -500 \mu\text{A}$	$OVDD - 0.6$			V
POWER SUPPLIES					
Specified Performance					
AVDD		4.75	5	5.25	V
DVDD		4.75	5	5.25	V
OVDD		2.7		5.25 ⁴	V
Operating Current	250 kSPS Throughput				
AVDD			5		mA
DVDD ⁵			1.8		mA
OVDD ⁵			10		μA
Power Dissipation ⁶	250 kSPS Throughput ⁵		35	41	mW
	100 SPS Throughput ⁵		15		μW
	In Power-Down Mode ⁷			7	μW

Parameter	Conditions	Min	Typ	Max	Unit
TEMPERATURE RANGE ⁸ Specified Performance	T _{MIN} to T _{MAX}	-40		+85	°C

NOTES

¹LSB means least significant bit. With the ± 5 V input range, one LSB is 152.588 μ V.

²See Definition of Specifications section. These specifications do not include the error contribution from the external reference.

³All specifications in dB are referred to a full-scale input FS. Tested with an input signal at 0.5 dB below full scale, unless otherwise specified.

⁴The max should be the minimum of 5.25 V and DVDD + 0.3 V.

⁵Tested in Parallel Reading Mode.

⁶Tested with the 0 V to 5 V range and V_{IN} - V_{INGND} = 0 V. See Power Dissipation section.

⁷With OVDD below DVDD + 0.3 V and all digital inputs forced to DVDD or DGND, respectively.

⁸Contact factory for extended temperature range.

Specifications subject to change without notice.

Table I. Analog Input Configuration

Input Voltage Range	IND(4R)	INC(4R)	INB(2R)	INA(R)	Input Impedance ¹
± 4 REF ²	V _{IN}	INGND	INGND	REF	5.85 k Ω
± 2 REF	V _{IN}	V _{IN}	INGND	REF	3.41 k Ω
\pm REF	V _{IN}	V _{IN}	V _{IN}	REF	2.56 k Ω
0 V to 4 REF	V _{IN}	V _{IN}	INGND	INGND	3.41 k Ω
0 V to 2 REF	V _{IN}	V _{IN}	V _{IN}	INGND	2.56 k Ω
0 V to REF	V _{IN}	V _{IN}	V _{IN}	V _{IN}	Note 3

NOTES

¹Typical analog input impedance.

²With REF = 3 V, in this range, the input should be limited to -11 V to +12 V.

³For this range the input is high impedance.

TIMING SPECIFICATIONS

(-40°C to +85°C, AVDD = DVDD = 5 V, OVDD = 2.7 V to 5.25 V, unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit
Refer to Figures 11 and 12					
Convert Pulsewidth	t ₁	5			ns
Time between Conversions	t ₂	4			μ s
$\overline{\text{CNVST}}$ LOW to BUSY HIGH Delay	t ₃			30	ns
BUSY HIGH All Modes Except in Master Serial Read after Convert Mode	t ₄			1.25	μ s
Aperture Delay	t ₅		2		ns
End of Conversion to BUSY LOW Delay	t ₆	10			ns
Conversion Time	t ₇			1.25	μ s
Acquisition Time	t ₈	2.75			μ s
RESET Pulsewidth	t ₉	10			ns
Refer to Figures 13, 14, 15, and 16 (Parallel Interface Modes)					
$\overline{\text{CNVST}}$ LOW to DATA Valid Delay	t ₁₀			1.25	μ s
DATA Valid to BUSY LOW Delay	t ₁₁	20			ns
Bus Access Request to DATA Valid	t ₁₂			40	ns
Bus Relinquish Time	t ₁₃	5		15	ns
Refer to Figures 17 and 18 (Master Serial Interface Modes) ¹					
$\overline{\text{CS}}$ LOW to SYNC Valid Delay	t ₁₄			10	ns
$\overline{\text{CS}}$ LOW to Internal SCLK Valid Delay	t ₁₅			10	ns
$\overline{\text{CS}}$ LOW to SDOUT Delay	t ₁₆			10	ns
$\overline{\text{CNVST}}$ LOW to SYNC Delay (Read during Convert)	t ₁₇		0.5		μ s
SYNC Asserted to SCLK First Edge Delay ²	t ₁₈	4			ns
Internal SCLK Period ²	t ₁₉	25		40	ns
Internal SCLK HIGH ²	t ₂₀	15			ns
Internal SCLK LOW ²	t ₂₁	9.5			ns
SDOUT Valid Setup Time ²	t ₂₂	4.5			ns
SDOUT Valid Hold Time ²	t ₂₃	2			ns
SCLK Last Edge to SYNC Delay ²	t ₂₄	3			ns

AD7663

TIMING SPECIFICATIONS (continued)

Parameter	Symbol	Min	Typ	Max	Unit
Refer to Figures 17 and 18 (Master Serial Interface Modes) ¹					
\overline{CS} HIGH to SYNC HI-Z	t_{25}			10	ns
\overline{CS} HIGH to Internal SCLK HI-Z	t_{26}			10	ns
\overline{CS} HIGH to SDOUT HI-Z	t_{27}			10	ns
BUSY HIGH in Master Serial Read after Convert	t_{28}		See Table II		μ s
\overline{CNVST} LOW to SYNC Asserted Delay (Master Serial Read after Convert)	t_{29}		1.25		μ s
SYNC Deasserted to BUSY LOW Delay	t_{30}		25		ns
Refer to Figures 19 and 21 (Slave Serial Interface Modes)					
External SCLK Setup Time	t_{31}	5			ns
External SCLK Active Edge to SDOUT Delay	t_{32}	3		16	ns
SDIN Setup Time	t_{33}	5			ns
SDIN Hold Time	t_{34}	5			ns
External SCLK Period	t_{35}	25			ns
External SCLK HIGH	t_{36}	10			ns
External SCLK LOW	t_{37}	10			ns

NOTES


¹In serial interface modes, the SYNC, SCLK, and SDOUT timings are defined with a maximum load C_L of 10 pF; otherwise, the load is 60 pF maximum.

²In Serial Master Read during Convert Mode. See Table II for Master Read after Convert Mode.

Specifications subject to change without notice.

Table II. Serial Clock Timings in Master Read after Convert

DIVSCLK[1] DIVSCLK[0]		0 0	0 1	1 0	1 1	Unit
SYNC to SCLK First Edge Delay Minimum	t_{18}	4	20	20	20	ns
Internal SCLK Period Minimum	t_{19}	25	50	100	200	ns
Internal SCLK Period Maximum	t_{19}	40	70	140	280	ns
Internal SCLK HIGH Minimum	t_{20}	15	25	50	100	ns
Internal SCLK LOW Minimum	t_{21}	9.5	24	49	99	ns
SDOUT Valid Setup Time Minimum	t_{22}	4.5	22	22	22	ns
SDOUT Valid Hold Time Minimum	t_{23}	2	4	30	90	ns
SCLK Last Edge to SYNC Delay Minimum	t_{24}	3	60	140	300	ns
BUSY HIGH Width Maximum	t_{28}	2	2.5	3.5	5.75	μ s



*IN SERIAL INTERFACE MODES, THE SYNC, SCLK, AND SDOUT TIMINGS ARE DEFINED WITH A MAXIMUM LOAD C_L OF 10pF; OTHERWISE, THE LOAD IS 60pF MAXIMUM.

Figure 1. Load Circuit for Digital Interface Timing




Figure 2. Voltage Reference Levels for Timing

ABSOLUTE MAXIMUM RATINGS¹

Analog Inputs	
IND ² , INC ² , INB ²	-11 V to +30 V
INA, REF, INGND, REFGND	AGND - 0.3 V to AVDD + 0.3 V
Ground Voltage Differences	
AGND, DGND, OGND	±0.3 V
Supply Voltages	
AVDD, DVDD, OVDD	-0.3 V to +7 V
AVDD to DVDD, AVDD to OVDD	±7 V
DVDD to OVDD	-0.3 V to +7 V
Digital Inputs	-0.3 V to DVDD + 0.3 V
Internal Power Dissipation ³	700 mW
Internal Power Dissipation ⁴	2.5 W
Junction Temperature	150°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature Range (Soldering 10 sec)	300°C


¹Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

²See Analog Inputs section.

³Specification is for device in free air: 48-Lead LQFP: $\theta_{JA} = 91^\circ\text{C/W}$, $\theta_{JC} = 30^\circ\text{C/W}$.

⁴Specification is for device in free air: 48-Lead LFCSP: $\theta_{JC} = 26^\circ\text{C/W}$.

PIN CONFIGURATION ST-48 and CP-48



ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
AD7663AST	-40°C to +85°C	Quad Flatpack (LQFP)	ST-48
AD7663ASTRL	-40°C to +85°C	Quad Flatpack (LQFP)	ST-48
AD7663ACP	-40°C to +85°C	Chip Scale (LFCSP)	CP-48
AD7663ACPRL	-40°C to +85°C	Chip Scale (LFCSP)	CP-48
EVAL-AD7663CB ¹		Evaluation Board	
EVAL-CONTROL BRD ²		Controller Board	

NOTES

¹This board can be used as a standalone evaluation board or in conjunction with the EVAL-CONTROL BRD2 for evaluation/demonstration purposes.

²This board allows a PC to control and communicate with all Analog Devices evaluation boards ending in the CB designators.

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD7663 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



PIN FUNCTION DESCRIPTION

Pin No.	Mnemonic	Type	Description
1	AGND	P	Analog Power Ground Pin.
2	AVDD	P	Input Analog Power Pin. Nominally 5 V.
3, 6, 7, 44–48	NC		No Connect.
4	BYTESWAP	DI	Parallel Mode Selection (8/16 Bit). When LOW, the LSB is output on D[7:0] and the MSB is output on D[15:8]. When HIGH, the LSB is output on D[15:8] and the MSB is output on D[7:0].
5	OB/2C	DI	Straight Binary/Binary Twos Complement. When OB/2C is HIGH, the digital output is straight binary; when LOW, the MSB is inverted, resulting in a twos complement output from its internal shift register.
8	SER/PAR	DI	Serial/Parallel Selection Input. When LOW, the Parallel Port is selected; when HIGH, the Serial Interface Mode is selected and some bits of the Data bus are used as a Serial Port.
9, 10	D[0:1]	DO	Bit 0 and Bit 1 of the Parallel Port Data Output Bus. When SER/PAR is HIGH, these outputs are in high impedance.
11, 12	D[2:3] or DIVSCLK[0:1]	DI/O	When SER/PAR is LOW, these outputs are used as Bit 2 and Bit 3 of the Parallel Port Data Output Bus. When SER/PAR is HIGH, EXT/INT is LOW and RDC/SDIN is LOW, which is the Serial Master Read after Convert Mode. These inputs, part of the Serial Port, are used to slow down, if desired, the internal serial clock that clocks the data output. In the other serial modes, these pins are high impedance outputs.
13	D[4] or EXT/INT	DI/O	When SER/PAR is LOW, this output is used as Bit 4 of the Parallel Port Data Output Bus. When SER/PAR is HIGH, this input, part of the Serial Port, is used as a digital select input for choosing the internal or an external data clock, called respectively, Master and Slave Modes. With EXT/INT tied LOW, the internal clock is selected on SCLK output. With EXT/INT set to a logic HIGH, output data is synchronized to an external clock signal connected to the SCLK input, and external clock is gated by CS.
14	D[5] or INVSYNC	DI/O	When SER/PAR is LOW, this output is used as Bit 5 of the Parallel Port Data Output Bus. When SER/PAR is HIGH, this input, part of the Serial Port, is used to select the active state of the SYNC signal. When LOW, SYNC is active HIGH. When HIGH, SYNC is active LOW.
15	D[6] or INVCLK	DI/O	When SER/PAR is LOW, this output is used as Bit 6 of the Parallel Port Data Output Bus. When SER/PAR is HIGH, this input, part of the Serial Port, is used to invert the SCLK signal. It is active in both master and slave mode.
16	D[7] or RDC/SDIN	DI/O	When SER/PAR is LOW, this output is used as Bit 7 of the Parallel Port Data Output Bus. When SER/PAR is HIGH, this input, part of the Serial Port, is used as either an external data input or a read mode selection input, depending on the state of EXT/INT. When EXT/INT is HIGH, RDC/SDIN could be used as a data input to daisy-chain the conversion results from two or more ADCs onto a single SDOUT line. The digital data level on SDIN is output on DATA with a delay of 16 SCLK periods after the initiation of the read sequence. When EXT/INT is LOW, RDC/SDIN is used to select the read mode. When RDC/SDIN is HIGH, the previous data is output on SDOUT during conversion. When RDC/SDIN is LOW, the data can be output on SDOUT only when the conversion is complete.
17	OGND	P	Input/Output Interface Digital Power Ground.
18	OVDD	P	Input/Output Interface Digital Power. Nominally at the same supply as the supply of the host interface (5 V or 3 V).
19	DVDD	P	Digital Power. Nominally at 5 V.
20	DGND	P	Digital Power Ground.

PIN FUNCTION DESCRIPTION (continued)

Pin No.	Mnemonic	Type	Description
21	D[8] or SDOUT	DO	When $\overline{\text{SER/}\overline{\text{PAR}}}$ is LOW, this output is used as Bit 8 of the Parallel Port Data Output Bus. When $\overline{\text{SER/}\overline{\text{PAR}}}$ is HIGH, this output, part of the Serial Port, is used as a serial data output synchronized to SCLK. Conversion results are stored in an on-chip register. The AD7663 provides the conversion result, MSB first, from its internal shift register. The Data format is determined by the logic level of $\text{OB}/\overline{2\text{C}}$. In Serial Mode, when $\overline{\text{EXT/}\overline{\text{INT}}}$ is LOW, SDOUT is valid on both edges of SCLK. In serial mode, when $\overline{\text{EXT/}\overline{\text{INT}}}$ is HIGH: If $\overline{\text{INVSCLK}}$ is LOW, SDOUT is updated on the SCLK rising edge and valid on the next falling edge. If $\overline{\text{INVSCLK}}$ is HIGH, SDOUT is updated on the SCLK falling edge and valid on the next rising edge.
22	D[9] or SCLK	DI/O	When $\overline{\text{SER/}\overline{\text{PAR}}}$ is LOW, this output is used as Bit 9 of the Parallel Port Data Output Bus. When $\overline{\text{SER/}\overline{\text{PAR}}}$ is HIGH, this pin, part of the Serial Port, is used as a serial data clock input or output, dependent upon the logic state of the $\overline{\text{EXT/}\overline{\text{INT}}}$ pin. The active edge where the data SDOUT is updated depends upon the logic state of the $\overline{\text{INVSCLK}}$ pin.
23	D[10] or SYNC	DO	When $\overline{\text{SER/}\overline{\text{PAR}}}$ is LOW, this output is used as Bit 10 of the Parallel Port Data Output Bus. When $\overline{\text{SER/}\overline{\text{PAR}}}$ is HIGH, this output, part of the Serial Port, is used as a digital output frame synchronization for use with the internal data clock ($\overline{\text{EXT/}\overline{\text{INT}}} = \text{Logic LOW}$). When a read sequence is initiated and $\overline{\text{INVSCLK}}$ is LOW, SYNC is driven HIGH and remains HIGH while SDOUT output is valid. When a read sequence is initiated and $\overline{\text{INVSCLK}}$ is HIGH, SYNC is driven LOW and remains LOW while SDOUT output is valid.
24	D[11] or RDERROR	DO	When $\overline{\text{SER/}\overline{\text{PAR}}}$ is LOW, this output is used as Bit 11 of the Parallel Port Data Output Bus. When $\overline{\text{SER/}\overline{\text{PAR}}}$ is HIGH and $\overline{\text{EXT/}\overline{\text{INT}}}$ is HIGH, this output, part of the Serial Port, is used as an incomplete read error flag. In Slave Mode, when a data read is started and not complete when the following conversion is complete, the current data is lost and RDERROR is pulsed HIGH.
25–28	D[12:15]	DO	Bit 12 to Bit 15 of the Parallel Port Data Output Bus. When $\overline{\text{SER/}\overline{\text{PAR}}}$ is HIGH, these outputs are in high impedance.
29	BUSY	DO	Busy Output. Transitions HIGH when a conversion is started and remains HIGH until the conversion is complete and the data is latched into the on-chip shift register. The falling edge of BUSY could be used as a data-ready clock signal.
30	DGND	P	Must Be Tied to Digital Ground.
31	$\overline{\text{RD}}$	DI	Read Data. When $\overline{\text{CS}}$ and $\overline{\text{RD}}$ are both LOW, the Interface Parallel or Serial Output Bus is enabled.
32	$\overline{\text{CS}}$	DI	Chip Select. When $\overline{\text{CS}}$ and $\overline{\text{RD}}$ are both LOW, the Interface Parallel or Serial Output Bus is enabled. $\overline{\text{CS}}$ is also used to gate the external clock.
33	RESET	DI	Reset Input. When set to a logic HIGH, reset the AD7663. Current conversion, if any, is aborted. If not used, this pin could be tied to DGND.
34	PD	DI	Power-Down Input. When set to a logic HIGH, power consumption is reduced and conversions are inhibited after the current one is completed.
35	$\overline{\text{CNVST}}$	DI	Start Conversion. If $\overline{\text{CNVST}}$ is HIGH when the acquisition phase (t_s) is complete, the next falling edge on $\overline{\text{CNVST}}$ puts the internal sample-and-hold into the hold state and initiates a conversion. This mode is the most appropriate if low sampling jitter is desired. If $\overline{\text{CNVST}}$ is LOW when the acquisition phase (t_s) is complete, the internal sample-and-hold is put into the hold state and a conversion is immediately started.
36	AGND	P	Must Be Tied to Analog Ground.
37	REF	AI	Reference Input Voltage .
38	REFGND	AI	Reference Input Analog Ground.
39	INGND	AI	Analog Input Ground.
40, 41, 42, 43	INA, INB, INC, IND	AI	Analog Inputs. Refer to Table I for input range configuration.

NOTES

AI = Analog Input
DI = Digital Input
DI/O = Bidirectional Digital
DO = Digital Output
P = Power

AD7663

DEFINITION OF SPECIFICATIONS

Integral Nonlinearity Error (INL)

Linearity error refers to the deviation of each individual code from a line drawn from “negative full scale” through “positive full scale.” The point used as negative full scale occurs 1/2 LSB before the first code transition. Positive full scale is defined as a level 1 1/2 LSB beyond the last code transition. The deviation is measured from the middle of each code to the true straight line.

Differential Nonlinearity Error (DNL)

In an ideal ADC, code transitions are 1 LSB apart. Differential nonlinearity is the maximum deviation from this ideal value. It is often specified in terms of resolution for which no missing codes are guaranteed.

Full-Scale Error

The last transition (from 011 . . . 10 to 011 . . . 11 in twos complement coding) should occur for an analog voltage 1 1/2 LSB below the nominal full scale (2.499886 V for the ± 2.5 V range). The full-scale error is the deviation of the actual level of the last transition from the ideal level.

Bipolar Zero Error

The difference between the ideal midscale input voltage (0 V) and the actual voltage producing the midscale output code.

Unipolar Zero Error

In Unipolar Mode, the first transition should occur at a level 1/2 LSB above analog ground. The unipolar zero error is the deviation of the actual transition from that point.

Spurious-Free Dynamic Range (SFDR)

The difference, in decibels (dB), between the rms amplitude of the input signal and the peak spurious signal.

Effective Number of Bits (ENOB)

A measurement of the resolution with a sine wave input. It is related to $S/(N+D)$ by the following formula:

$$ENOB = \left(\frac{S}{[N + D]_{dB}} - 1.76 \right) / 6.02$$

and is expressed in bits.

Total Harmonic Distortion (THD)

The ratio of the rms sum of the first five harmonic components to the rms value of a full-scale input signal, expressed in decibels.

Signal-to-Noise Ratio (SNR)

The ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, excluding harmonics and dc. The value for SNR is expressed in decibels.

Signal-to-(Noise + Distortion) Ratio (S/[N+D])

The ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for $S/(N+D)$ is expressed in decibels.


Aperture Delay

A measure of the acquisition performance measured from the falling edge of the \overline{CNVST} input to when the input signal is held for a conversion.


Transient Response

The time required for the AD7663 to achieve its rated accuracy after a full-scale step function is applied to its input.


Typical Performance Characteristics—AD7663




TPC 1. Integral Nonlinearity vs. Code




TPC 4. Histogram of 16,384 Conversions of a DC Input at the Code Transition




TPC 2. Typical Positive INL Distribution (446 Units)



TPC 5. Histogram of 16,384 Conversions of a DC Input at the Code Center




TPC 3. Typical Negative INL Distribution (446 Units)




TPC 6. FFT Plot


AD7663




TPC 7. SNR, S/(N+D), and ENOB vs. Frequency




TPC 10. THD, Harmonics, and SFDR vs. Frequency




TPC 8. SNR vs. Input Level




TPC 11. THD, Harmonics vs. Input Level




TPC 9. SNR and THD vs. Temperature




TPC 12. Typical Delay vs. Load Capacitance, C_L



TPC 13. Operating Currents vs. Sample Rate



TPC 14. Power-Down Operating Currents vs. Temperature



TPC 15. +FS, Offset, and -FS vs. Temperature

CIRCUIT INFORMATION

The AD7663 is a fast, low power, single-supply, precise 16-bit analog-to-digital converter (ADC). The AD7663 is capable of converting 250,000 samples per second (250 kSPS) and allows power saving between conversions. When operating at 100 SPS, for example, it consumes typically only 15 μW. This feature makes the AD7663 ideal for battery-powered applications.

The AD7663 provides the user with an on-chip track-and-hold, successive approximation ADC that does not exhibit any pipeline or latency, making it ideal for multiple multiplexed channel applications.

It is specified to operate with both bipolar and unipolar input ranges by changing the connection of its input resistive scaler.

The AD7663 can be operated from a single 5 V supply and can be interfaced to either 5 V or 3 V digital logic. It is housed in a 48-lead LQFP package or a 48-lead LFCSP package that combines space savings and flexible configurations as either serial or parallel interface. The AD7663 is pin-to-pin compatible with the AD7660.

CONVERTER OPERATION

The AD7663 is a successive approximation analog-to-digital converter based on a charge redistribution DAC. Figure 3 shows the simplified schematic of the ADC. The input analog signal is first scaled down and level shifted by the internal input resistive scaler, which allows both unipolar ranges (0 V to 2.5 V, 0 V to 5 V, and 0 V to 10 V) and bipolar ranges (± 2.5 V, ± 5 V, and ± 10 V). The output voltage range of the resistive scaler is always 0 V to 2.5 V. The capacitive DAC consists of an array of 16 binary weighted capacitors and an additional “LSB” capacitor. The comparator’s negative input is connected to a “dummy” capacitor of the same value as the capacitive DAC array.

During the acquisition phase, the common terminal of the array tied to the comparator’s positive input is connected to AGND via SW_A. All independent switches are connected to the output of the resistive scaler. Thus, the capacitor array is used as a sampling capacitor and acquires the analog signal. Similarly, the dummy capacitor acquires the analog signal on INGND input.

When the acquisition phase is complete and the $\overline{\text{CNVST}}$ input goes or is LOW, a conversion phase is initiated. When the conversion phase begins, SW_A and SW_B are opened first. The capacitor array and the dummy capacitor are then disconnected from the inputs and connected to the REFGND input. Therefore, the differential voltage between the output of the resistive scaler and INGND captured at the end of the acquisition phase is applied to the comparator inputs, causing the comparator to become unbalanced.

By switching each element of the capacitor array between REFGND or REF, the comparator input varies by binary weighted voltage steps ($V_{\text{REF}}/2$, $V_{\text{REF}}/4$. . . $V_{\text{REF}}/65,536$). The control logic toggles these switches, starting with the MSB first, in order to bring the comparator back into a balanced condition. After the completion of this process, the control logic generates the ADC output code and brings the BUSY output LOW.

AD7663




Figure 3. ADC Simplified Schematic




Figure 4. ADC Ideal Transfer Function

Transfer Functions

Using the $OB/2\bar{C}$ digital input, the AD7663 offers two output codings: straight binary and twos complement. The ideal transfer characteristic for the AD7663 is shown in Figure 4 and Table III.

TYPICAL CONNECTION DIAGRAM

Figure 5 shows a typical connection diagram for the AD7663. Different circuitry shown on this diagram is optional and is discussed in the figure's notes.

Analog Inputs

The AD7663 is specified to operate with six full-scale analog input ranges. Connections required for each of the four analog inputs, IND, INC, INB, and INA, and the resulting full-scale ranges are shown in Table I. The typical input impedance for each analog input range is also shown.

Table III. Output Codes and Ideal Input Voltages

Description	Analog Input						Digital Output Code (Hexa)	
							Straight Binary	Twos Complement
Full-Scale Range ¹	±10 V	±5 V	±2.5 V	0 V to 10 V	0 V to 5 V	0 V to 2.5 V		
Least Significant Bit	305.2 μV	152.6 μV	76.3 μV	152.6 μV	76.3 μV	38.15 μV		
FSR - 1 LSB	9.999695 V	4.999847 V	2.499924 V	9.999847 V	4.999924 V	2.499962 V	FFFF ²	7FFF ²
Midscale + 1 LSB	305.2 μV	152.6 μV	76.3 μV	5.000153 V	2.570076 V	1.257038 V	8001	0001
Midscale	0 V	0 V	0 V	5 V	2.5 V	1.25 V	8000	0000
Midscale - 1 LSB	-305.2 μV	-152.6 μV	-76.3 μV	4.999847 V	2.499924 V	1.249962 V	7FFF	FFFF
-FSR + 1 LSB	-9.999695 V	-4.999847 V	-2.499924 V	152.6 μV	76.3 μV	38.15 μV	0001	8001
-FSR	-10 V	-5 V	-2.5 V	0 V	0 V	0 V	0000 ³	8000 ³

NOTES

¹Values with REF = 2.5 V, with REF = 3 V, all values will scale linearly.

²This is also the code for an overrange analog input.

³This is also the code for an underrange analog input.




Figure 5. Typical Connection Diagram (± 10 V Range Shown)

Figure 6 shows a simplified analog input section of the AD7663.




Figure 6. Simplified Analog Input

The four resistors connected to the four analog inputs form a resistive scaler that scales down and shifts the analog input range to a common input range of 0 V to 2.5 V at the input of the switched capacitive ADC.

By connecting the four inputs INA, INB, INC, and IND to the input signal itself, the ground, or a 2.5 V reference, other analog input ranges can be obtained.

The diodes shown in Figure 6 provide ESD protection for the four analog inputs. The inputs INB, INC, and IND have a high voltage protection (-11 V to $+30$ V) to allow wide input voltage range. Care must be taken to ensure that the analog input signal never exceeds the absolute ratings on these inputs, including INA (0 V to 5 V). This will cause these diodes to become forward-biased and start conducting current. These diodes can handle a forward-biased current of 120 mA maximum. For instance, when using the 0 V to 2.5 V input range, these conditions could eventually occur on the input INA when the input buffer's (U1) supplies are different from AVDD. In such cases, an input buffer with a short-circuit current limitation can be used to protect the part.

This analog input structure allows the sampling of the differential signal between the output of the resistive scaler and INGND. Unlike other converters, the INGND input is sampled at the same time as the inputs. By using this differential input, small signals common to both inputs are rejected as shown in Figure 7, which represents the typical CMRR over frequency. For instance, by using INGND to sense a remote signal ground, the difference of ground potentials between the sensor and the local ADC ground is eliminated.

AD7663




Figure 7. Analog Input CMRR vs. Frequency

During the acquisition phase for ac signals, the AD7663 behaves like a one-pole RC filter consisting of the equivalent resistance of the resistive scaler $R/2$ in series with R_1 and C_S . The resistor R_1 is typically $2700\ \Omega$ and is a lumped component made up of some serial resistors and the on-resistance of the switches. The capacitor C_S is typically $60\ \text{pF}$ and is mainly the ADC sampling capacitor. This one-pole filter with a typical $-3\ \text{dB}$ cutoff frequency of $800\ \text{kHz}$ reduces undesirable aliasing effects and limits the noise coming from the inputs.

Except when using the $0\ \text{V}$ to $2.5\ \text{V}$ analog input voltage range, the AD7663 has to be driven by a very low impedance source to avoid gain errors. That can be done by using a driver amplifier whose choice is eased by the primarily resistive analog input circuitry of the AD7663.

When using the $0\ \text{V}$ to $2.5\ \text{V}$ analog input voltage range, the input impedance of the AD7663 is very high so the AD7663 can be driven directly by a low impedance source without gain error. That allows, as shown in Figure 5, putting an external one-pole RC filter between the output of the amplifier output and the ADC analog inputs to even further improve the noise filtering by the AD7663 analog input circuit. However, the source impedance has to be kept low because it affects the ac performances, especially the total harmonic distortion (THD). The maximum source impedance depends on the amount of THD that can be tolerated. The THD degradation is a function of the source impedance and the maximum input frequency as shown in Figure 8.




Figure 8. THD vs. Analog Input Frequency and Input Resistance ($0\ \text{V}$ to $2.5\ \text{V}$ Only)

Driver Amplifier Choice

Although the AD7663 is easy to drive, the driver amplifier needs to meet at least the following requirements:

- The driver amplifier and the AD7663 analog input circuit have to be able, together, to settle for a full-scale step of the capacitor array at a 16-bit level (0.0015%). In the amplifier's data sheet, the settling at 0.1% to 0.01% is more commonly specified. It could significantly differ from the settling time at 16-bit level and, therefore, it should be verified prior to the driver selection. The tiny op amp AD8021, which combines ultralow noise and a high gain bandwidth, meets this settling time requirement even when used with a high gain up to 13.
- The noise generated by the driver amplifier needs to be kept as low as possible in order to preserve the SNR and transition noise performance of the AD7663. The noise coming from the driver is first scaled down by the resistive scaler according to the analog input voltage range used, and is then filtered by the AD7663 analog input circuit one-pole, low-pass filter made by $(R/2 + R_1)$ and C_S . The SNR degradation due to the amplifier is

$$SNR_{LOSS} = 20 \log \left(\frac{28}{\sqrt{784 + \frac{\pi}{2} f_{-3dB} \left(\frac{2.5 N e_N}{FSR} \right)^2}} \right)$$

where:

f_{-3dB} is the $-3\ \text{dB}$ input bandwidth in MHz of the AD7663 ($0.8\ \text{MHz}$) or the cut-off frequency of the input filter if any used ($0\ \text{V}$ to $2.5\ \text{V}$ range).

N is the noise factor of the amplifier (1 if in buffer configuration).

e_N is the equivalent input noise voltage of the op amp in $\text{nV}/\sqrt{\text{Hz}}$.

FSR is the full-scale span (i.e., $5\ \text{V}$ for $\pm 2.5\ \text{V}$ range).

For instance, when using the $0\ \text{V}$ to $2.5\ \text{V}$ range, a driver like the AD8610 with an equivalent input noise of $6\ \text{nV}/\sqrt{\text{Hz}}$ and configured as a buffer, thus with a noise gain of 1, the SNR degrades by only $0.24\ \text{dB}$.

- The driver needs to have a THD performance suitable to that of the AD7663. TPC 10 gives the THD versus frequency that the driver should preferably exceed.

The AD8021 meets these requirements and is usually appropriate for almost all applications. The AD8021 needs an external compensation capacitor of $10\ \text{pF}$. This capacitor should have good linearity as an NPO ceramic or mica type.

The AD8022 could also be used where a dual version is needed and gain of 1 is used.

The AD829 is another alternative where high frequency (above $100\ \text{kHz}$) performance is not required. In a gain of 1, it requires an $82\ \text{pF}$ compensation capacitor.

The AD8610 is also another option where low bias current is needed in low frequency applications.

Voltage Reference Input

The AD7663 uses an external 2.5 V voltage reference.

The voltage reference input REF of the AD7663 has a dynamic input impedance; it should therefore be driven by a low impedance source with an efficient decoupling between REF and REFGND inputs. This decoupling depends on the choice of the voltage reference but usually consists of a 1 μ F ceramic capacitor and a low ESR tantalum capacitor connected to the REF and REFGND inputs with minimum parasitic inductance. 47 μ F is an appropriate value for the tantalum capacitor when used with one of the recommended reference voltages:

- The low noise, low temperature drift ADR421 and AD780 voltage reference
- The low power ADR291 voltage reference
- The low cost AD1582 voltage reference

For applications using multiple AD7663s, it is more effective to buffer the reference voltage with a low noise, very stable op amp like the AD8031.

Care should also be taken with the reference temperature coefficient of the voltage reference that directly affects the full-scale accuracy if this parameter matters. For instance, a ± 15 ppm/ $^{\circ}$ C tempco of the reference changes the full scale by ± 1 LSB/ $^{\circ}$ C.

Note that V_{REF} , as mentioned in the Specification tables, could be increased to AVDD – 1.85 V. The benefit here is the increased SNR obtained as a result of this increase. Since the input range is defined in terms of V_{REF} , this would essentially increase the \pm REF range from ± 2.5 V to ± 3 V and so on with an AVDD above 4.85 V. The theoretical improvement as a result of this increase in reference is 1.58 dB ($20 \log [3/2.5]$). Due to the theoretical quantization noise, however, the observed improvement is approximately 1 dB. The AD780 can be selected with a 3 V reference voltage.

Scaler Reference Input (Bipolar Input Ranges)

When using the AD7663 with bipolar input ranges, the connection diagram in Figure 5 shows a reference buffer amplifier. This buffer amplifier is required to isolate the REF pin from the signal dependent current in the INx pin. A high speed op amp, such as the AD8031, can be used with a single 5 V power supply without degrading the performance of the AD7663. The buffer must have good settling characteristics and provide low total noise within the input bandwidth of the AD7663.

Power Supply

The AD7663 uses three sets of power supply pins: an analog 5 V supply AVDD, a digital 5 V core supply DVDD, and a digital input/output interface supply OVDD. The OVDD supply allows direct interface with any logic working between 2.7 V and DVDD + 0.3 V. To reduce the number of supplies needed, the digital core (DVDD) can be supplied through a simple RC filter from the analog supply as shown in Figure 5. The AD7663 is independent of power supply sequencing, once OVDD does not exceed DVDD by more than 0.3 V, and thus free from supply voltage induced latch-up. Additionally, it is very insensitive to power supply variations over a wide frequency range as shown in Figure 9.




Figure 9. PSRR vs. Frequency

POWER DISSIPATION

The AD7663 automatically reduces its power consumption at the end of each conversion phase. During the acquisition phase, the operating currents are very low, which allows a significant power savings when the conversion rate is reduced as shown in Figure 10. This feature makes the AD7663 ideal for very low power battery applications.

This does not take into account the power, if any, dissipated by the input resistive scaler that depends on the input voltage range used and the analog input voltage even in power-down mode. There is no power dissipated when the 0 V to 2.5 V is used or when both the analog input voltage is 0 V and a unipolar range, 0 V to 5 V or 0 V to 10 V, is used.

It should be noted that the digital interface remains active even during the acquisition phase. To reduce the operating digital supply currents even further, the digital inputs need to be driven close to the power rails (i.e., DVDD and DGND) and OVDD should not exceed DVDD by more than 0.3 V.

AD7663




Figure 10. Power Dissipation vs. Sample Rate

CONVERSION CONTROL

Figure 11 shows the detailed timing diagrams of the conversion process. The AD7663 is controlled by the signal $\overline{\text{CNVST}}$, which initiates conversion. Once initiated, it cannot be restarted or aborted, even by the power-down input PD, until the conversion is complete. The $\overline{\text{CNVST}}$ signal operates independently of $\overline{\text{CS}}$ and $\overline{\text{RD}}$ signals.




Figure 11. Basic Conversion Timing

For a true sampling application, the recommended operation of the $\overline{\text{CNVST}}$ signal is the following.

$\overline{\text{CNVST}}$ must be held HIGH from the previous falling edge of BUSY and during a minimum delay corresponding to the acquisition time t_8 . Then, when $\overline{\text{CNVST}}$ is brought LOW, a conversion is initiated and the BUSY signal goes HIGH until the completion of the conversion. Although $\overline{\text{CNVST}}$ is a digital signal, it should be designed with special care with fast, clean edges, and levels with minimum overshoot and undershoot or ringing. It is a good thing to shield the $\overline{\text{CNVST}}$ trace with ground and also to add a low value serial resistor (i.e., 50 Ω) termination close to the output of the component that drives this line. For applications where the SNR is critical, the $\overline{\text{CNVST}}$ signal should have a very low jitter. To achieve this, some use a dedicated oscillator for $\overline{\text{CNVST}}$ generation, or at least to clock it with a high frequency, low jitter clock as shown in Figure 5.

For other applications, conversions can be automatically initiated. If $\overline{\text{CNVST}}$ is held low when BUSY is low, the AD7663 controls the acquisition phase and then automatically initiates a new conversion. By keeping $\overline{\text{CNVST}}$ low, the AD7663 keeps the conversion process running by itself. It should be noted that the analog input has to be settled when BUSY goes low. Also, at power-up, $\overline{\text{CNVST}}$ should be brought low once to initiate the conversion process. In this mode, the AD7663 could sometimes run slightly faster than the guaranteed limit of 250 kSPS.




Figure 12. RESET Timing

DIGITAL INTERFACE

The AD7663 has a versatile digital interface; it can be interfaced with the host system by using either a serial or parallel interface. The serial interface is multiplexed on the parallel data bus. The AD7663 digital interface also accommodates both 3 V or 5 V logic by simply connecting the OVDD supply pin of the AD7663 to the host system interface digital supply. Finally, by using the $\text{OB}/\overline{2\text{C}}$ input pin, twos complement and straight binary coding can be used.

The two signals $\overline{\text{CS}}$ and $\overline{\text{RD}}$ control the interface. When at least one of these signals is HIGH, the interface outputs are in high impedance. Usually, $\overline{\text{CS}}$ allows the selection of each AD7663 in multicircuit applications and is held LOW in a single AD7663 design. $\overline{\text{RD}}$ is generally used to enable the conversion result on the data bus.




Figure 13. Master Parallel Data Timing for Reading (Continuous Read)

PARALLEL INTERFACE

The AD7663 is configured to use the parallel interface when the SER/PAR is held LOW. The data can be read either after each conversion, which is during the next acquisition phase, or during the following conversion as shown, respectively, in Figures 14 and 15. When the data is read during the conversion, however, it is recommended that it be read-only during the first half of the conversion phase. That avoids any potential feedthrough between voltage transients on the digital interface and the most critical analog conversion circuitry.




Figure 14. Slave Parallel Data Timing for Reading (Read after Convert)




Figure 15. Slave Parallel Data Timing for Reading (Read during Convert)

The BYTESWAP pin allows a glueless interface to an 8-bit bus. As shown in Figure 16, the LSB byte is output on D[7:0] and the MSB is output on D[15:8] when BYTESWAP is LOW. When BYTESWAP is HIGH, the LSB and MSB are swapped and the LSB is output on D[15:8] and the MSB is output on D[7:0]. By connecting BYTESWAP to an address line, the 16 data bits can be read in two bytes on either D[15:8] or D[7:0].




Figure 16. 8-Bit Parallel Interface

SERIAL INTERFACE

The AD7663 is configured to use the serial interface when the SER/PAR is held HIGH. The AD7663 outputs 16 bits of data, MSB first, on the SDOUT pin. This data is synchronized with the 16 clock pulses provided on the SCLK pin. The output data is valid on both the rising and falling edge of the data clock.

MASTER SERIAL INTERFACE

Internal Clock

The AD7663 is configured to generate and provide the serial data clock SCLK when the EXT/INT pin is held LOW. It also generates a SYNC signal to indicate to the host when the serial data is valid. The serial clock SCLK and the SYNC signal can be inverted if desired. Depending on RDC/SDIN input, the data can be read after each conversion or during the following conversion. Figures 17 and 18 show the detailed timing diagrams of these two modes.

Usually, because the AD7663 has a longer acquisition phase than the conversion phase, the data is read immediately after conversion. That makes the mode master, read after conversion, the most recommended Serial Mode when it can be used.

In Read-during-Conversion Mode, the serial clock and data toggle at appropriate instants that minimize potential feedthrough between digital activity and the critical conversion decisions.

In Read-after-Conversion Mode, it should be noted that unlike in other modes, the signal BUSY returns LOW after the 16 data bits are pulsed out and not at the end of the conversion phase, which results in a longer BUSY width. In this mode, if necessary, the internal clock can be slowed down by a ratio selected by the DIVSCLK inputs according to Table II.




Figure 17. Master Serial Data Timing for Reading (Read after Convert)




Figure 18. Master Serial Data Timing for Reading (Read Previous Conversion during Convert)




Figure 19. Slave Serial Data Timing for Reading (Read after Convert)

SLAVE SERIAL INTERFACE

External Clock

The AD7663 is configured to accept an externally supplied serial data clock on the SCLK pin when the EXT/INT pin is held HIGH. In this mode, several methods can be used to read the data. The external serial clock is gated by \overline{CS} and the data are output when both \overline{CS} and \overline{RD} are LOW. Thus, depending on \overline{CS} , the data can be read after each conversion or during the following conversion. The external clock can be either a continuous or discontinuous clock. A discontinuous clock can be either normally high or normally low when inactive. Figures 19 and 21 show the detailed timing diagrams of these methods.

While the AD7663 is performing a bit decision, it is important that voltage transients not occur on digital input/output pins or degradation of the conversion result could occur. This is particularly important during the second half of the conversion phase because the AD7663 provides error correction circuitry that can correct for an improper bit decision made during the first half of the conversion phase. For this reason, it is recommended that when an external clock is being provided, it is a discontinuous clock that is toggling only when BUSY is LOW or, more importantly, that does not transition during the latter half of BUSY HIGH.

External Discontinuous Clock Data Read after Conversion

This mode is the most recommended of the serial slave modes. Figure 19 shows the detailed timing diagrams of this method. After a conversion is complete, indicated by BUSY returning LOW, the result of this conversion can be read while both \overline{CS} and \overline{RD} are LOW. The data is shifted out, MSB first, with 16 clock pulses and is valid on both the rising and falling edge of the clock.

Among the advantages of this method, the conversion performance is not degraded because there are no voltage transients on the digital interface during the conversion process.

Another advantage is to be able to read the data at any speed up to 40 MHz, which accommodates both slow digital host interface and the fastest serial reading.

Finally, in this mode only, the AD7663 provides a “daisy-chain” feature using the RDC/SDIN input pin for cascading multiple converters together. This feature is useful for reducing component count and wiring connections when desired as, for instance, in isolated multiconverter applications.

An example of the concatenation of two devices is shown in Figure 20. Simultaneous sampling is possible by using a common CNVST signal. It should be noted that the RDC/SDIN input is latched on the opposite edge of SCLK of the one used to shift out the data on SDOUT. Therefore, the MSB of the “upstream” converter just follows the LSB of the “downstream” converter on the next SCLK cycle.




Figure 20. Two AD7663s in a Daisy-Chain Configuration




Figure 21. Slave Serial Data Timing for Reading (Read Previous Conversion during Convert)

External Clock Data Read during Conversion

Figure 21 shows the detailed timing diagrams of this method. During a conversion, while both \overline{CS} and \overline{RD} are LOW, the result of the previous conversion can be read. The data is shifted out MSB first with 16 clock pulses, and is valid on both the rising and the falling edge of the clock. The 16 bits have to be read before the current conversion is complete. If that is not done, $\overline{RDERROR}$ is pulsed HIGH and can be used to interrupt the host interface to prevent an incomplete data reading. There is no daisy-chain feature in this mode, and $\overline{RDC}/\overline{SDIN}$ input should always be tied either HIGH or LOW.

To reduce performance degradation due to digital activity, a fast discontinuous clock of at least 25 MHz is recommended to ensure that all the bits are read during the first half of the conversion phase.

MICROPROCESSOR INTERFACING

The AD7663 is ideally suited for traditional dc measurement applications supporting a microprocessor and ac signal processing applications interfacing to a digital signal processor. The AD7663 is designed to interface with either a parallel 8-bit or 16-bit wide interface or with a general-purpose Serial Port or I/O Ports on a microcontroller. A variety of external buffers can be used with the AD7663 to prevent digital noise from coupling into the ADC. The following sections illustrate the use of the AD7663 with an SPI equipped microcontroller, the ADSP-21065L and ADSP-218x signal processors.

SPI Interface (MC68HC11)

Figure 22 shows an interface diagram between the AD7663 and an SPI-equipped microcontroller, such as the MC68HC11. To accommodate the slower speed of the microcontroller, the AD7663 acts as a slave device and data must be read after conversion. This mode also allows the daisy-chain feature. The convert command could be initiated in response to an internal timer interrupt. The reading of output data, one byte at a time if necessary, could be initiated in response to the end-of-conversion signal (BUSY going LOW) using an interrupt line of the microcontroller. The serial

peripheral interface (SPI) on the MC68HC11 is configured for Master Mode (MSTR) = 1, Clock Polarity Bit (CPOL) = 0, Clock Phase Bit (CPHA) = 1, and SPI interrupt enable (SPIE) = 1 by writing to the SPI Control Register (SPCR). The IRQ is configured for edge-sensitive-only operation (IRQE = 1 in OPTION register).




Figure 22. Interfacing the AD7663 to SPI Interface

ADSP-21065L in Master Serial Interface

As shown in Figure 23, the AD7663 can be interfaced to the ADSP-21065L using the serial interface in Master Mode without any glue logic required. This mode combines the advantages of reducing the wire connections and being able to read the data during or after conversion at maximum speed transfer (DIVSCLK[0:1] both low).

The AD7663 is configured for the Internal Clock Mode ($\overline{EXT}/\overline{INT}$ low) and acts therefore as the master device. The convert command can be generated by an external low jitter oscillator or, as shown, by a FLAG output of the ADSP-21065L, or by a frame output TFS of one Serial Port of the ADSP-21065L that can be used like a timer. The Serial Port on the ADSP-21065L is configured for external clock (IRFS = 0), rising edge active (CKRE = 1), external late framed sync signals (IRFS = 0, LAFS = 1, RFSR = 1), and active HIGH (LRFS = 0). The Serial Port of the ADSP-21065L is configured by writing to its receive control register (SRCTL)—see ADSP-2106x SHARC User’s Manual.

Because the Serial Port within the ADSP-21065L will be seeing a discontinuous clock, an initial word reading has to be done after the ADSP-21065L has been reset to ensure that the Serial Port is properly synchronized to this clock during each following data read operation.




Figure 23. Interfacing to the ADSP-21065L Using the Serial Master Mode

APPLICATION HINTS

Layout

The AD7663 has very good immunity to noise on the power supplies as can be seen in Figure 9. However, care should still be taken with regard to grounding layout.

The printed circuit board that houses the AD7663 should be designed so the analog and digital sections are separated and confined to certain areas of the board. This facilitates the use of ground planes that can be easily separated. Digital and analog ground planes should be joined in only one place, preferably underneath the AD7663 or at least as close as possible to the AD7663. If the AD7663 is in a system where multiple devices require analog-to-digital ground connections, the connection should still be made at one point only, a star ground point that should be established as close as possible to the AD7663.

It is recommended to avoid running digital lines under the device as these will couple noise onto the die. The analog ground plane should be allowed to run under the AD7663 to avoid noise coupling. Fast switching signals like $\overline{\text{CNVST}}$ or clocks should be shielded with digital ground to avoid radiating noise to other sections of the board and should never run near analog signal paths. Crossover of digital and analog signals should be avoided. Traces

on different but close layers of the board should run at right angles to each other. This will reduce the effect of feedthrough through the board.

The power supply lines to the AD7663 should use as large a trace as possible to provide low impedance paths and reduce the effect of glitches on the power supply lines. Good decoupling is also important to lower the supplies' impedance presented to the AD7663 and to reduce the magnitude of the supply spikes. Decoupling ceramic capacitors, typically 100 nF, should be placed on all of the power supply pins AVDD, DVDD, and OVDD close to, and ideally right up against these pins and their corresponding ground pins. Additionally, low ESR 10 μF capacitors should be located in the vicinity of the ADC to further reduce low frequency ripple.

The DVDD supply of the AD7663 can be either a separate supply or come from the analog supply, AVDD, or from the digital interface supply, OVDD. When the system digital supply is noisy or fast switching digital signals are present, it is recommended, if no separate supply is available, to connect the DVDD digital supply to the analog supply, AVDD, through an RC filter as shown in Figure 5, and to connect the system supply to the interface digital supply OVDD and the remaining digital circuitry. When DVDD is powered from the system supply, it is useful to insert a bead to further reduce high frequency spikes.

The AD7663 has five different ground pins: INGND, REFGND, AGND, DGND, and OGND. INGND is used to sense the analog input signal. REFGND senses the reference voltage and should be a low impedance return to the reference because it carries pulsed currents. AGND is the ground to which most internal ADC analog signals are referenced. This ground must be connected with the least resistance to the analog ground plane. DGND must be tied to the analog or digital ground plane depending on the configuration. OGND is connected to the digital system ground.

The layout of the decoupling of the reference voltage is important. The decoupling capacitor should be close to the ADC and connected with short and large traces to minimize parasitic inductances.


Evaluating the AD7663 Performance

A recommended layout for the AD7663 is outlined in the evaluation board for the AD7663. The evaluation board package includes a fully assembled and tested evaluation board, documentation, and software for controlling the board from a PC via the Eval-Control Board.

OUTLINE DIMENSIONS


48-Lead Low Profile Quad Flat Package [LQFP]
(ST-48)

Dimensions shown in millimeters



48-Lead Lead Frame Chip Scale Package [LFCSP]
(CP-48)

Dimensions shown in millimeters



Revision History

Location	Page
4/03—Data Sheet changed from REV. A to REV. B.	
Changes to PulSAR Selection table	1
Changes to ORDERING GUIDE	5
Updated OUTLINE DIMENSIONS	22
5/02—Data Sheet changed from REV. 0 to REV. A.	
Edits to FEATURES	1
Edits to GENERAL DESCRIPTION	1
Chart added to PRODUCT HIGHLIGHTS	1
Edits to SPECIFICATIONS	2–3
Edits to Table I	3
Edits to ABSOLUTE MAXIMUM RATINGS	5
Edits to ORDERING GUIDE	5
Edits to PIN FUNCTION DESCRIPTION	6
Addition of TPC 15	11
Edits to CIRCUIT INFORMATION section	11
Edits to Table III	12
Edits to Voltage Reference Input and Power Supply sections	15
Edits to ADSP-21065L in Master Serial Interface section	20
New Package Outline Added	22

