


CEP6030L/CEB6030L





March 1998

4

N-Channel Logic Level Enhancement Mode Field Effect Transistor

FEATURES

- 30V , 52A , $R_{DS(ON)}=13.5\text{m}\Omega$ @ $V_{GS}=10\text{V}$.
 $R_{DS(ON)}=20\text{m}\Omega$ @ $V_{GS}=4.5\text{V}$.
- Super high dense cell design for extremely low $R_{DS(ON)}$.
- High power and current handling capability.
- TO-220 & TO-263 package.



ABSOLUTE MAXIMUM RATINGS (T_c=25°C unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V _{DS}	30	V
Gate-Source Voltage	V _{GS}	±16	V
Drain Current-Continuous -Pulsed	I _D	52	A
	I _{DM}	156	A
Drain-Source Diode Forward Current	I _S	52	A
Maximum Power Dissipation ^a @ T _c =25°C Derate above 25°C	P _D	75	W
		0.5	W/ °C
Operating and Storage Temperature Range	T _J , T _{TSG}	-65 to 175	°C

THERMAL CHARACTERISTICS

Thermal Resistance, Junction-to-Case	R _{θJC}	2	°C/W
Thermal Resistance, Junction-to-Ambient	R _{θJA}	62.5	°C/W

CEP6030L/CEB6030L

ELECTRICAL CHARACTERISTICS (T_C=25°C unless otherwise noted)

4

Parameter	Symbol	Condition	Min	Typ ^c	Max	Unit
OFF CHARACTERISTICS						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V, I _D =250μA	30			V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =24V, V _{GS} =0V			10	μA
Gate-Body Leakage	I _{GSS}	V _{GS} =±16V, V _{DS} =0V			±100	nA
ON CHARACTERISTICS^a						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =250μA	1	1.6	3	V
Drain-Source On-State Resistance	R _{D(ON)}	V _{GS} =10V, I _D =26A		11	13.5	mΩ
		V _{GS} =4.5V, I _D =21A		16	20.0	mΩ
On-State Drain Current	I _{D(ON)}	V _{DS} =10V, V _{GS} =10V	60			A
Forward Transconductance	g _F	V _{DS} =10V, I _D =26A		32		S
DYNAMIC CHARACTERISTICS^b						
Input Capacitance	C _{iss}	V _{DS} =15V, V _{GS} =0V f=1.0MHz		1200	1800	pF
Output Capacitance	C _{oss}			600	1000	pF
Reverse Transfer Capacitance	C _{rss}			350	500	pF
SWITCHING CHARACTERISTICS^b						
Turn-On Delay Time	t _{D(ON)}	V _{DD} =15V, I _D =52A, V _{GS} =10V R _{GEN} =24Ω		6	16	ns
Rise Time	t _r			120	250	ns
Turn-Off Delay Time	t _{D(OFF)}			40	90	ns
Fall Time	t _f			105	200	ns
Total Gate Charge	Q _g	V _{DS} =10V, I _D =52A, V _{GS} =10V		35	60	nC
Gate-Source Charge	Q _{gs}			8		nC
Gate-Drain Charge	Q _{gd}			5		nC

CEP6030L/CEB6030L

ELECTRICAL CHARACTERISTICS ($T_c=25^\circ\text{C}$ unless otherwise noted)

4

Parameter	Symbol	Condition	Min	Typ	Max	Unit
DRAIN-SOURCE DIODE CHARACTERISTICS ^a						
Diode Forward Voltage	V_{SD}	$V_{GS} = 0\text{V}, I_S = 26\text{A}$		0.9	1.3	V

Notes

a. Pulse Test: Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.

b. Guaranteed by design, not subject to production testing.




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Drain Current and Temperature

CEP6030L/CEB6030L




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Breakdown Voltage Variation with Temperature

4




Figure 7. Transconductance Variation with Drain Current




Figure 8. Body Diode Forward Voltage Variation with Source Current




Figure 9. Gate Charge




Figure 10. Maximum Safe Operating Area

CEP6030L/CEB6030L

4




Figure 11. Switching Test Circuit




Figure 12. Switching Waveforms




Figure 13. Normalized Thermal Transient Impedance Curve