

Document Title

512K x 8 Hight Speed SRAM with 3.3V

Revision History

Revision No History Draft Date Remark

0A Initial Draft September 11,2001

The attached datasheets are provided by ICSI. Integrated Circuit Solution Inc reserve the right to change the specifications and products. ICSI will answer to your questions about device. If you have any questions, please contact the ICSI offices.



512K x 8 HIGH-SPEED CMOS STATIC RAM

FEATURES

- High-speed access times:
 8, 10, 12 and 15 ns
- High-preformance, lower-power CMOS process
- Multiple center power and ground pins for greater noise immunity
- Easy memory expansion with CE and OE options
- CE power-down
- Fully static operation: no clock or refresh reguired
- TTL compatible inputs and outputs
- Single 3.3V ± 10% power supply
- Packages available:
 - 36-pin 400mil SOJ
 - 44-pin TSOP-2

DESCRIPTION


The ICSI IC61LV5128 is a very high-speed, low power, 524,288-word by 8-bit COMS static RAM. The IC61LV5128 is fabricated using ICSI's high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields higher preformance and low power consumotion devices.

When $\overline{\text{CE}}$ is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down to 250 μW (typical) with CMOS input levels.

The IC61LV5128 operates from a single 3.3V power supply and all inputs are TTL-compatible.

The IC61LV5128 is available in 36-pin, 400mil SOJ and 44-pin TSOP-2 package.


FUNCTIONAL BLOCK DIAGRAM




ICSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 2000, Integrated Circuit Solution, Inc.



PIN CONFIGURATION 36-Pin SOJ



PIN CONFIGURATION 44-Pin TSOP-2



PIN DESCRIPTIONS

A0-A18	Address Inputs
CE	Chip Enable Input
ŌE	Output Enable Input
WE	Write Enable Input
I/O0-I/O7	Input/Output
Vcc	Power
GND	Ground
NC	No Connection

TRUTH TABLE

Mode	WE	CE	ŌĒ	I/O Operation	Vcc Current
Not Selected (Power-down)	Х	Н	Х	High-Z	ISB1, ISB2
Output Disabled	Н	L	Н	High-Z	Icc
Read	Н	L	L	D оит	Icc
Write	L	L	Х	Din	Icc

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to Vcc + 0.5 V
TBIAS	Temperature Under Bias	−55 to +125 °C
Тѕтѕ	Storage Temperature	−65 to +150 °C
Pb	Power Dissipation	1.0 W

Notes:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



OPERATING RANGE

Range	Ambient Temperature	V cc
Commercial	0°C to +70°C	3.3V ± 10%
Industrial	-40°C to +85°C	3.3V ± 10%

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions		Min.	Max.	Unit
Vон	Output HIGH Voltage	Vcc = Min., IoH = -4.0 mA		2.4	_	V
Vol	Output LOW Voltage	Vcc = Min., IoL = 8.0 mA		_	0.4	V
VIH	Input HIGH Voltage			2.0	Vcc + 0.3	V
VIL	Input LOW Voltage(1)			-0.3	0.8	V
lu	Input Leakage	GND ≤ Vin ≤ Vcc	Com. Ind.	–1 –5	1 5	μA
ILO	Output Leakage	GND ≤ Vouτ ≤ Vcc, Outputs Disabled	Com. Ind.	–1 –5	1 5	μA

Notes

- 1. $V_{IL} = -3.0V$ for pulse width less than 10 ns.
- 2. The Vcc operating range for 8 ns is 3.3V +10%, -5%.

POWER SUPPLY CHARACTERISTICS(1) (Over Operating Range)

				-8	ns	-10	ns ns	-12	2 ns	-15	ns	
Symbol	Parameter	TestConditions		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
lcc	Vcc Dynamic Operating Supply Current	Vcc = Max., lout = 0 mA, f = fmax	Com. Ind.	_	300 310	_	280 290	_	260 270	_	240 250	mA
ISB1	TTL Standby Current (TTL Inputs)		Com. Ind.	_	55 65	_	55 65	_	55 65	_	55 65	mA
ISB2	CMOS Standby Current (CMOS Inputs)	$\label{eq:constraints} \begin{split} & \frac{\text{Vcc} = \text{Max.,}}{\text{CE}} \geq \text{Vcc} - 0.2\text{V,}\\ & \text{Vin} \geq \text{Vcc} - 0.2\text{V, or}\\ & \text{Vin} \leq 0.2\text{V, f} = 0 \end{split}$	Com. Ind.	_	10 15	_	10 15	_	10 15	_	10 15	mA

Note:

1. At $f = f_{MAX}$, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

CAPACITANCE(1,2)

Symbol	Parameter	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 0V	6	pF
Соит	Output Capacitance	Vout = 0V	8	pF

Notes

- 1. Tested initially and after any design or process changes that may affect these parameters.
- 2. Test conditions: $T_A = 25^{\circ}C$, f = 1 MHz, $V_{CC} = 3.3V$.



READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

		-8	}	-10)	-12	2	-15	5	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
trc	Read Cycle Time	8	_	10	_	12	_	15	_	ns
t AA	Address Access Time	_	8	_	10	_	12	_	15	ns
toha	Output Hold Time	3	_	3	_	3	_	3	_	ns
tACE	CE Access Time	_	8	_	10	_	12	_	15	ns
tdoe	OE Access Time	_	4	_	5	_	6	_	7	ns
thzoe(2)	OE to High-Z Output	0	4	_	5	_	6	0	6	ns
tLZOE ⁽²⁾	OE to Low-Z Output	0	_	0	_	0	_	0	_	ns
thzce(2	CE to High-Z Output	0	4	0	5	0	6	0	6	ns
tLZCE ⁽²⁾	CE to Low-Z Output	3	_	3	_	3	_	3	_	ns

Notes:

AC TEST CONDITIONS

Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	3 ns
Input and Output Timing and Reference Levels	1.5V
Output Load	See Figures 1 and 2

Notes:

AC TEST LOADS




Figure 1. Figure 2.

 $\begin{array}{c} 319 \ \Omega \\ 3.3 \text{V} \ \text{O} \\ \hline \\ \text{OUTPUT} \ \text{O} \\ \hline \\ \text{Including} \\ \text{jig and} \\ \text{scope} \end{array} \begin{array}{c} 353 \ \Omega \\ \hline \\ \end{array}$

^{1.} Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1a.

^{2.} Tested with the load in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.


^{3.} Not 100% tested.

^{1.} The Vcc operating range for 8 ns is 3.3V +10%, -5%.




AC WAVEFORMS

READ CYCLE NO. 1(1,2)



READ CYCLE NO. 2^(1,3)



Notes:

- WE is HIGH for a Read Cycle.
 The device is continuously selected. OE, CE = VIL.
- 3. Address is valid prior to or coincident with $\overline{\text{CE}}$ LOW transitions.




WRITE CYCLE SWITCHING CHARACTERISTICS(1,3) (Over Operating Range)

		-8	3	-1	0	-12	2	-1:	5		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
twc	Write Cycle Time	8	_	10	_	12	_	15	_	ns	
tsce	CE to Write End	7	_	8	_	9	_	10	_	ns	
taw	Address Setup Time to Write End	7	_	8	_	9	_	10	_	ns	
t HA	Address Hold from Write End	0	_	0	_	0	_	0	_	ns	
t sa	Address Setup Time	0	_	0	_	0	_	0	_	ns	
t PWE	WE Pulse Width	7	_	8	_	9	_	10	_	ns	
tsp	Data Setup to Write End	4.5	_	5	_	6	_	7	_	ns	
thd	Data Hold from Write End	0	_	0	_	0	_	0	_	ns	
thzwe ⁽²⁾	WE LOW to High-Z Output	_	4	_	5	_	6	_	7	ns	
tLZWE ⁽²⁾	WE HIGH to Low-Z Output	3	_	3	_	3	_	3	_	ns	

Notes:


- 1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1a.
- 2. Tested with the load in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
- 3. The internal write time is defined by the overlap of $\overline{\text{CE}}$ LOW and $\overline{\text{WE}}$ LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.

AC WAVEFORMS WRITE CYCLE NO. 1 (1,2)(CE Controlled, OE is HIGH or LOW)






WRITE CYCLE NO. 2 (1,2) (WE Controlled, OE is HIGH During Write Cycle)



WRITE CYCLE NO. 3 (WE Controlled, OE is LOW During Write Cycle)



Notes:

- 1. The internal write time is defined by the overlap of $\overline{\text{CE}}$ LOW and $\overline{\text{WE}}$ LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
- 2. I/O will assume the High-Z state if $\overline{OE} > V_{IH}$.



ORDERING INFORMATION

Commercial Range: 0°C to +70°C

Speed(ns)	OrderPartNo.	Package
8	IC61LV5128-8T IC61LV5128-8K	400milTSOP-2 400milSOJ
10	IC61LV5128-10T IC61LV5128-10K	400milT SOP-2 400mil SOJ
12	IC61LV5128-12T IC61LV5128-12K	400milT SOP-2 400mil SOJ
15	IC61LV5128-15T IC61LV5128-15K	400milTSOP-2 400milSOJ

ORDERING INFORMATION

Industrial Range: -40°C to +85°C

Speed(ns)	OrderPartNo.	Package
8	IC61LV5128-8TI IC61LV5128-8KI	400milTSOP-2 400milSOJ
10	IC61LV5128-10TI IC61LV5128-10KI	400milTSOP-2 400milSOJ
12	IC61LV5128-12TI IC61LV5128-12KI	400milTSOP-2 400milSOJ
15	IC61LV5128-15TI IC61LV5128-15KI	400milTSOP-2 400milSOJ



Integrated Circuit Solution, Inc.

HEADQUARTER:

NO.2, TECHNOLOGY RD. V, SCIENCE-BASED INDUSTRIAL PARK,

HSIN-CHU, TAIWAN, R.O.C.

TEL: 886-3-5780333 Fax: 886-3-5783000

BRANCH OFFICE:

7F, NO. 106, SEC. 1, HSIN-TAI 5TH ROAD, HSICHIH TAIPEI COUNTY, TAIWAN, R.O.C.

TEL: 886-2-26962140 FAX: 886-2-26962252

http://www.icsi.com.tw