Features

- 8-bit Microcontroller Compatible with MCS[®]51 Products
- Enhanced 8051 Architecture
 - Single-clock Cycle per Byte Fetch
 - Up to 20 MIPS Throughput at 20 MHz Clock Frequency
 - Fully Static Operation: 0 Hz to 20 MHz
 - On-chip 2-cycle Hardware Multiplier
 - 256 x 8 Internal RAM
 - 512 x 8 Internal Extra RAM
 - Dual Data Pointers
 - 4-level Interrupt Priority
- Nonvolatile Program and Data Memory
 - 4K/8K Bytes of In-System Programmable (ISP) Flash Program Memory
 - 512/1024 Bytes of Flash Data Memory
 - Endurance: Minimum 100,000 Write/Erase Cycles (for Both Program/Data Memories)
 - Serial Interface for Program Downloading
 - 64-byte Fast Page Programming Mode
 - 128-byte User Signature Array
 - 2-level Program Memory Lock for Software Security
 - In-Application Programming of Program Memory
- Peripheral Features
 - Three 16-bit Enhanced Timer/Counters
 - Two 8-bit PWM Outputs
 - 4-channel 16-bit Compare/Capture/PWM Array
 - Enhanced UART with Automatic Address Recognition and Framing Error Detection
 - Enhanced Master/Slave SPI with Double-buffered Send/Receive
 - Programmable Watchdog Timer with Software Reset
 - Dual Analog Comparators with Selectable Interrupts and Debouncing
 - 8 General-purpose Interrupt Pins
- Special Microcontroller Features
 - 2-wire On-chip Debug Interface
 - Brown-out Detection and Power-on Reset with Power-off Flag
 - Active-low External Reset Pin
 - Internal RC Oscillator
 - Low Power Idle and Power-down Modes
 - Interrupt Recovery from Power-down Mode
- I/O and Packages
 - Up to 30 Programmable I/O Lines
 - 28-lead PDIP or 32-lead TQFP/PLCC/MLF
 - Configurable I/O Modes
 - Quasi-bidirectional (80C51 Style)
 - Input-only (Tristate)
 - Push-pull CMOS Output
 - Open-drain
- Operating Conditions
 - 2.4V to 5.5V V_{CC} Voltage Range
 - -40°C to 85°C Temperature Range
 - 0 to 20 MHz @ 2.4-5.5V
 - 0 to 25 MHz @ 4.0-5.5V



8-bit Microcontroller with 4K/8K Bytes In-System Programmable Flash

AT89LP428 AT89LP828




1. Pin Configurations


1.1 28P3 – 28-lead PDIP


	\bigcirc		
AIN1/P2.5 🗌	1	28	2 P2.6/AIN2
AIN0/P2.4 🗆	2	27	2 P2.7/AIN3
RXD/P3.0 🗆	3	26	2 P1.7/SCK
TXD/P3.1 🗌	4	25	P1.6/MISO
XTAL2/P4.1	5	24	P1.5/MOSI
XTAL1/P4.0	6	23	□ P1.4/SS
GND 🗆	7	22	🗆 P1.3
INT0/P3.2	8	21	
INT1/P3.3 🗆	9	20	🗆 P1.2
T0/P3.4 🗆	10	19	DP1.1/T2EX
T1/P3.5 🗆	11	18	🗆 P1.0/T2
RST/P3.6	12	17	🗆 P3.7
CCD/P2.3 🗆	13	16	2 P2.0/CCA
CCC/P2.2 🗆	14	15	2 P2.1/CCB

1.3 32J – 32-lead PLCC



1.4 32M1-A – 32-pad MLF (Top View)





1.2 32A – 32-lead TQFP (Top View)

² **AT89LP428/828**

1.5 Pin Description

Table 1-1.AT89LP428/828 Pin Description

Pin Number						
TQFP /MLF	PLCC	PDIP	Symbol	Туре	Description	
1	5	5	P4.1	I/O O I/O	 P4.1: User-configurable I/O Port 4 bit 1. XTAL2: Output from inverting oscillator amplifier. It may be used as a port pin if the internal RC oscillator is selected as the clock source. CLKOUT: When the internal RC oscillator is selected as the clock source, may be used to output the internal clock divided by 2. DDA: Serial Data input/output for On-chip Debug Interface when OCD is enabled and the external clock is selected as the clock source. 	
2	6	6	P4.0	I/O I I/O	 P4.0: User-configurable I/O Port 4 bit 0. XTAL1: Input to the inverting oscillator amplifier and internal clock generation circuits. It may be used as a port pin if the internal RC oscillator is selected as the clock source. DDA: Serial Data input/output for On-chip Debug Interface when OCD is enabled and the internal RC oscillator is selected as the clock source. 	
3	7	N/A	P4.5	I/O	P4.5: User-configurable I/O Port 4 bit 5.	
4	8	7	GND	Ι	Ground	
5	9	N/A	P4.4	I/O	P4.4: User-configurable I/O Port 4 bit 4.	
6	10	8	P3.2	I/O I	P3.2: User-configurable I/O Port 3 bit 2. INT0: External Interrupt 0 Input or Timer 0 Gate Input.	
7	11	9	P3.3	I/O I	P3.3: User-configurable I/O Port 3 bit 3. INT1: External Interrupt 1 Input or Timer 1 Gate Input	
8	12	10	P3.4	I/O I/O	P3.4: User-configurable I/O Port 3 bit 4. T1: Timer/Counter 0 External input or PWM output.	
9	13	11	P3.5	I/O I/O	P3.5: User-configurable I/O Port 3 bit 5. T1: Timer/Counter 1 External input or PWM output.	
10	14	12	P3.6	I/O I I	 P3.6: User-configurable I/O Port 3 bit 6 (if Reset Fuse is disabled). RST: External Active-low Reset input (if Reset Fuse is enabled, see "External Reset" on page 26). DCL: Serial Clock input for On-chip Debug Interface when OCD is enabled. 	
11	15	13	P2.3	I/O I/O	P2.3: User-configurable I/O Port 2 bit 3. CCD: Timer 2 Channel D Compare Output or Capture Input.	
12	16	14	P2.1	I/O I/O	P2.2: User-configurable I/O Port 2 bit 2. CCC: Timer 2 Channel C Compare Output or Capture Input.	
13	17	15	P2.1	I/O I/O	P2.1: User-configurable I/O Port 2 bit 1. CCB: Timer 2 Channel B Compare Output or Capture Input.	
14	18	16	P2.0	I/O I/O	P2.0: User-configurable I/O Port 2 bit 0. CCA: Timer 2 Channel A Compare Output or Capture Input.	
15	19	17	P3.7	I/O I/O	P3.7: User-configurable I/O Port 3 bit 7. DDA: Serial Data input/output for On-chip Debug Interface when OCD is enabled and the Crystal oscillator is selected as the clock source.	
16	20	18	P1.0	I/O I/O I	P1.0: User-configurable I/O Port 1 bit 0. T2: Timer 2 External Input or Clock Output. GPI0: General-purpose Interrupt input 0.	



3654A-MICRO-8/09



Table 1-1. AT89LP428/828 Pin Description (Continued)

Pin Number		er			
TQFP /MLF	PLCC	PDIP	Symbol	Туре	Description
17	21	19	P1.1	I/O I I	P1.1: User-configurable I/O Port 1 bit 1. T2EX: Timer 2 External Capture/Reload Input. GPI1: General-purpose Interrupt input 1.
18	22	20	P1.2	I/O I	P1.2: User-configurable I/O Port 1 bit 2. GPI2: General-purpose Interrupt input 2.
19	23	N/A	P4.3	I/O	P4.3: User-configurable I/O Port 4 bit 3.
20	24	21	VCC	Ι	Supply Voltage.
21	25	N/A	P4.2	I/O	P4.2: User-configurable I/O Port 4 bit 2.
22	26	22	P1.3	I/O I	P1.3: User-configurable I/O Port 1 bit 3. GPI3: General-purpose Interrupt input 3.
23	27	23	P1.4	I/O I I	P1.4: User-configurable I/O Port 1 bit 4. SS: SPI Slave-select. GPI6: General-purpose Interrupt input 4.
24	28	24	P1.5	I/O I/O I	P1.5: User-configurable I/O Port 1 bit 5. MOSI: SPI master-out/slave-in. When configured as master, this pin is an output. When configured as slave, this pin is an input. GPI5: General-purpose Interrupt input 5.
25	29	25	P1.6	I/O I/O I	P1.6: User-configurable I/O Port 1 bit 6. MISO: SPI master-in/slave-out. When configured as master, this pin is an input. When configured as slave, this pin is an output. GPI6: General-purpose Interrupt input 6.
26	30	26	P1.7	I/O I/O I	P1.7: User-configurable I/O Port 1 bit 7. SCK: SPI Clock. When configured as master, this pin is an output. When configured as slave, this pin is an input. GPI7: General-purpose Interrupt input 7.
27	31	27	P2.6	I/O I	P2.6: User-configurable I/O Port 2 bit 6. AIN2: Analog Input 2.
28	32	28	P2.7	I/O I	P2.7: User-configurable I/O Port 2 bit 7. AIN3: Analog Input 3.
29	1	1	P2.5	I/O I	P2.5: User-configurable I/O Port 2 bit 5. AIN1: Analog Input 1.
30	2	2	P2.4	I/O I	P2.4: User-configurable I/O Port 2 bit 5. AIN0: Analog Input 0.
31	3	3	P3.0	I/O I	P3.0: User-configurable I/O Port 3 bit 0. RXD: Serial Port Receiver Input.
32	4	4	P3.1	I/O O	P3.1: User-configurable I/O Port 3 bit 1. TXD: Serial Port Transmitter Output.

AT89LP428/828

4

2. Overview

The AT89LP428/828 is a low-power, high-performance CMOS 8-bit microcontroller with 4K/8K bytes of In-System Programmable Flash program memory and 512/1024 bytes of Flash data memory. The device is manufactured using Atmel[®]'s high-density nonvolatile memory technology and is compatible with the industry-standard MCS51 instruction set. The AT89LP428/828 is built around an enhanced CPU core that can fetch a single byte from memory every clock cycle. In the classic 8051 architecture, each fetch requires 6 clock cycles, forcing instructions to execute in 12, 24 or 48 clock cycles. In the AT89LP428/828 CPU, instructions need only 1 to 4 clock cycles providing 6 to 12 times more throughput than the standard 8051. Seventy percent of instructions need only as many clock cycles as they have bytes to execute, and most of the remaining instructions require only one additional clock. The enhanced CPU core is capable of 20 MIPS throughput whereas the classic 8051 CPU can deliver only 4 MIPS at the same current consumption. Conversely, at the same throughput as the classic 8051, the new CPU core runs at a much lower speed and thereby greatly reducing power consumption and EMI.

The AT89LP428/828 provides the following standard features: 4K/8K bytes of In-System Programmable Flash program memory, 512/1024 bytes of Flash data memory, 768 bytes of RAM, up to 30 I/O lines, three 16-bit timer/counters, up to six PWM outputs, a programmable watchdog timer, two analog comparators, a full-duplex serial port, a serial peripheral interface, an internal RC oscillator, on-chip crystal oscillator, and a four-level, ten-vector interrupt system. A block diagram is shown in Figure 2-1 on page 6.

Timer 0 and Timer 1 in the AT89LP428/828 are enhanced with two new modes. Mode 0 can be configured as a variable 9- to 16-bit timer/counter and Mode 1 can be configured as a 16-bit auto-reload timer/counter. In addition, the timer/counters may independently drive an 8-bit precision pulse width modulation output.

Timer 2 on the AT89LP428/828 serves as a 16-bit time base for a 4-channel Compare/Capture Array with up to four multi-phasic, variable precision PWM outputs.


The enhanced UART of the AT89LP428/828 includes Framing Error Detection and Automatic Address Recognition. In addition, enhancements to Mode 0 allow hardware accelerated emulation of half-duplex SPI or 2-wire interfaces.


The I/O ports of the AT89LP428/828 can be independently configured in one of four operating modes. In quasi-bidirectional mode, the ports operate as in the classic 8051. In input-only mode, the ports are tristated. Push-pull output mode provides full CMOS drivers and open-drain mode provides just a pull-down. In addition, all 8 pins of Port 1 can be configured to generate an interrupt using the General-purpose Interrupt (GPI) interface.





2.1 Block Diagram





2.2 Comparison to Standard 8051

The AT89LP428/828 is part of a family of devices with enhanced features that are fully binary compatible with the MCS-51 instruction set. In addition, most SFR addresses, bit assignments, and pin alternate functions are identical to Atmel's existing standard 8051 products. However, due to the high performance nature of the device, some system behaviors are different from those of Atmel's standard 8051 products such as AT89S52 or AT89S2051. The major differences from the standard 8051 are outlined in the following paragraphs and may be useful to users migrating to the AT89LP428/828 from older devices.

2.2.1 System Clock

The maximum CPU clock frequency equals the externally supplied XTAL1 frequency. The oscillator is not divided by 2 to provide the internal clock and x2 mode is not supported.

2.2.2 Reset

The $\overline{\text{RST}}$ pin of the AT89LP428/828 is **active-low** as compared with the active-high reset in the standard 8051. In addition, the $\overline{\text{RST}}$ pin is sampled every clock cycle and must be held low for a minimum of two clock cycles, instead of 24 clock cycles, to be recognized as a valid reset.

2.2.3 Instruction Execution with Single-cycle Fetch

The CPU fetches one code byte from memory every clock cycle instead of every six clock cycles. This greatly increases the throughput of the CPU. As a consequence, the CPU no longer executes instructions in 12, 24 or 48 clock cycles. Each instruction executes in only 1 to 4 clock cycles. See "Instruction Set Summary" on page 107 for more details.

2.2.4 Interrupt Handling

The interrupt controller polls the interrupt flags during the last clock cycle of any instruction. In order for an interrupt to be serviced at the end of an instruction, its flag needs to have been latched as active during the next to last clock cycle of the instruction, or in the last clock cycle of the previous instruction if the current instruction executes in only a single clock cycle.

The external interrupt pins, INTO and INT1, are sampled at every clock cycle instead of once every 12 clock cycles. Coupled with the shorter instruction timing and faster interrupt response, this leads to a higher maximum rate of incidence for the external interrupts.

The Serial Peripheral Interface (SPI) has a dedicated interrupt vector. The SPI no longer shares its interrupt with the Serial Port and the ESP (IE2.2) bit replaces SPIE (SPCR.7).

2.2.5 Timer/Counters

By default Timer 0, Timer 1 and Timer 2 are incremented at a rate of once per clock cycle. This compares to once every 12 clocks in the standard 8051. A common prescaler is available to divide the time base for all timers and reduce the increment rate. The TPS₃₋₀ bits in the CLKREG SFR control the prescaler (Table 6-2 on page 23). Setting TPS₃₋₀ = 1011B will cause the timers to count once every 12 clocks.

The external Timer/Counter pins, T0, T1, T2 and T2EX, are sampled at every clock cycle instead of once every 12 clock cycles. This increases the maximum rate at which the Counter modules may function.

There is no difference in counting rate between Timer 2's Auto-reload/Capture and Baud Rate/Clock Out modes. All modes increment the timer once per clock cycle. Timer 2 in Baud Rate or Clock Out mode increments at twice the rate of standard 8051s. Setting $TPS_{3-0} = 0001B$ will force Timer 2 to count every two clocks.



7



2.2.6 Serial Port

The baud rate of the UART in Mode 0 defaults to 1/4 the clock frequency, compared to 1/12 the clock frequency in the standard 8051. In should also be noted that when using Timer 1 to generate the baud rate in UART Modes 1 or 3, the timer counts at the clock frequency and not at 1/12 the clock frequency. To maintain the same baud rate in the AT89LP428/828 while running at the same frequency as a standard 8051, the time-out period must be 12 times longer. Mode 1 of Timer 1 supports 16-bit auto-reload to facilitate longer time-out periods for generating low baud rates. Timer 2 generated baud rates are twice as fast in the AT89LP428/828 than on standard 8051s when operating at the same frequency.

2.2.7 Watchdog Timer

The Watchdog Timer in AT89LP428/828 counts at a rate of once per clock cycle. This compares to once every 12 clocks in the standard 8051. A common prescaler is available to divide the time base for all timers and reduce the counting rate.

2.2.8 I/O Ports

The I/O ports of the AT89LP428/828 may be configured in four different modes. By default all the I/O ports revert to input-only (tristated) mode at power-up or reset. In the standard 8051, all ports are weakly pulled high during power-up or reset. To enable 8051-like ports, the ports must be put into quasi-bidirectional mode by clearing the P1M0, P2M0, P3M0 and P4M0 SFRs. The user can also configure the ports to start in quasi-bidirectional mode by disabling the Tristate-Port User Fuse. When this fuse is disabled, P1M0, P2M0, P3M0 and P4M0 will reset to 00H instead of FFH and the ports will be weakly pulled high.

3. Memory Organization

The AT89LP428/828 uses a Harvard Architecture with separate address spaces for program and data memory. The program memory has a regular linear address space with support for up to 64K bytes of directly addressable application code. The data memory has 256 bytes of internal RAM and 128 bytes of Special Function Register I/O space. The AT89LP428/828 does not support external data memory or external program memory; however, portions of the external data memory space are implemented on chip as Extra RAM and nonvolatile Flash data memory. The memory address spaces of the AT89LP428 and AT89LP828 are listed in Tables 3-1 and 3-2.

Name	Description	Range
DATA	Directly addressable internal RAM	00H - 7FH
IDATA	Indirectly addressable internal RAM and stack space	00H - FFH
SFR	Directly addressable I/O register space	80H - FFH
EDATA	On-chip Extra RAM	0000H - 01FFH
FDATA	On-chip nonvolatile Flash data memory	0200H - 03FFH
CODE	On-chip nonvolatile Flash program memory	0000H - 0FFFH
SIG	On-chip nonvolatile Flash signature array	0000H - 00FFH

Table 3-1.AT89LP428 Memory Address Spaces


8

Name	Description	Range
DATA	Directly addressable internal RAM	00H - 7FH
IDATA	Indirectly addressable internal RAM and stack space	00H - FFH
SFR	Directly addressable I/O register space	80H - FFH
EDATA	On-chip Extra RAM	0000H - 01FFH
FDATA	On-chip nonvolatile Flash data memory	0200H - 05FFH
CODE	On-chip nonvolatile Flash program memory	0000H - 1FFFH
SIG	On-chip nonvolatile Flash signature array	0000H - 00FFH

 Table 3-2.
 AT89LP828 Memory Address Spaces

3.1 Program Memory

The AT89LP428/828 contains 4K/8K bytes of on-chip In-System Programmable Flash memory for program storage. The Flash memory has an endurance of at least 100,000 write/erase cycles and a minimum data retention time of 10 years. The reset and interrupt vectors are located within the first 83 bytes of program memory (refer to Table 9-1 on page 30). Constant tables can be allocated within the entire 4K/8K program memory address space for access by the MOVC instruction. The AT89LP428/828 does not support external program memory. A map of the AT89LP428/828 program memory is shown in Figure 3-1.





3.1.1 SIG

In addition to the 4K/8K code space, the AT89LP428/828 also supports a 128-byte User Signature Array and a 64-byte Atmel Signature Array that are accessible by the CPU. The Atmel Signature Array is initialized with the Device ID in the factory. The second page of the User Signature Array (00C0H - 00FFH) is initialized with analog configuration data including the Internal RC Oscillator calibration byte. The User Signature Array is also available for user identification codes or constant parameter data. Data stored in the signature array is not secure. Security bits will disable writes to the array; however, reads by an external device programmer are always allowed.






In order to read from the signature arrays, the SIGEN bit (DPCF.3) must be set. While SIGEN is one, MOVC A, @A+DPTR will access the signature arrays. The User Signature Array is mapped from addresses 0080H to 00FFH and the Atmel Signature Array is mapped from addresses 0000H to 003FH. SIGEN must be cleared before using MOVC to access the code memory. The User Signature Array may also be modified by the In-Application Programming interface. When IAP = 1 and SIGEN = 1, MOVX @DPTR instructions will access the array.

3.2 Internal Data Memory

The AT89LP428/828 contains 256 bytes of general SRAM data memory plus 128 bytes of I/O memory mapped into a single 8-bit address space. Access to the internal data memory does not require any configuration. The internal data memory has three address spaces: DATA, IDATA and SFR; as shown in Figure 3-2.



3.2.1 DATA

The first 128 bytes of RAM are directly addressable by an 8-bit address (00H - 7FH) included in the instruction. The lowest 32 bytes of DATA memory are grouped into 4 banks of 8 registers each. The RS0 and RS1 bits (PSW.3 and PSW.4) select which register bank is in use. Instructions using register addressing will only access the currently specified bank.

3.2.2 IDATA The full 256 bytes of internal RAM can be indirectly addressed using the 8-bit pointers R0 and R1. The first 128 bytes of IDATA include the DATA space. The hardware stack is also located in the IDATA space.


3.2.3 SFR The upper 128


The upper 128 direct addresses (80H - FFH) access the I/O registers. I/O registers on AT89LP devices are referred to as Special Function Registers. The SFRs can only be accessed through direct addressing. All SFR locations are not implemented. See "Special Function Registers" on page 15.

AT89LP428/828

3.3 External Data Memory

AT89LP microcontrollers support a 16-bit external data memory address space. The external memory space is accessed with the MOVX instructions. The AT89LP428/828 does not support an external memory interface. However, some internal data memory resources are mapped into portions of the external address space as shown in Figure 3-3. These memory spaces may require configuration before the CPU can access them. The AT89LP428/828 includes 512 bytes of on-chip Extra RAM (EDATA) and 512/1024 bytes of nonvolatile Flash data memory (FDATA).





3.3.1 EDATA

The Extra RAM is a portion of the external memory space implemented as an internal 512-byte auxiliary RAM. The Extra RAM is mapped into the EDATA space at the bottom of the external memory address space, from 0000H to 01FFH. MOVX instructions to this address range will access the internal Extra RAM. EDATA can be accessed with both 16-bit (MOVX @DPTR) and 8-bit (MOVX @Ri) addresses. When 8-bit addresses are used, the PAGE register (086H) supplies the upper address bits. The PAGE register breaks EDATA into two 256-byte pages. A page cannot be specified independently for MOVX @R0 and MOVX @R1. When 16-bit addresses are used (DPTR), the IAP bit (MEMCON.7) must be zero to access EDATA. MOVX instructions to EDATA require a minimum of 2 clock cycles.

Table 3-3. PAGE – EDATA Page Register

PAGE	= 86H				Reset Value = XXXX XXX0B				
Not Bit	Not Bit Addressable								
	_	_	_	_	_	_	_	PAGE.0	
Bit	7	6	5	4	3	2	1	0	

Symbol	Function
PAGE0	Selects which 256-byte page of EDATA is currently accessible by MOVX @Ri instructions.





3.3.2 FDATA

The Flash data memory is a portion of the external memory space implemented as an internal nonvolatile data memory. Flash data memory is enabled by setting the DMEN bit (MEMCON.3) to one. When IAP = 0 and DMEN = 1, the Flash data memory is mapped into the FDATA space, directly above the EDATA space near the bottom of the external memory address space. (Addresses 0200H–03FFH on AT89LP428 and 0200H–05FFH on AT89LP828. See Figure 3-3 on page 11). MOVX instructions to this address range will access the internal nonvolatile memory. FDATA is not accessible while DMEN = 0. FDATA can be accessed only by 16-bit (MOVX @DPTR) addresses. Addresses above the FDATA range are not implemented and should not be accessed. MOVX instructions to FDATA require a minimum of 4 clock cycles.


3.3.2.1 Write Protocol

The FDATA address space accesses an internal nonvolatile data memory. This address space can be read just like EDATA by issuing a MOVX A, @DPTR; however, writes to FDATA require a more complex protocol and take several milliseconds to complete. The AT89LP428/828 uses an *idle-while-write* architecture where the CPU is placed in an idle state while the write occurs. When the write completes, the CPU will continue executing with the instruction after the MOVX @DPTR,A instruction that started the write. All peripherals will continue to function during the write cycle; however, interrupts will not be serviced until the write completes.

To enable write access to the nonvolatile data memory, the MWEN bit (MEMCON.4) must be set to one. When MWEN = 1 and DMEN = 1, MOVX @DPTR,A may be used to write to FDATA. FDATA uses Flash memory with a page-based programming model. Flash data memory differs from traditional EEPROM data memory in the method of writing data. EEPROM generally can update a single byte with any value. Flash memory splits programming into write and erase operations. A Flash write can only program zeroes, i.e change ones into zeroes ($1 \rightarrow 0$). Any ones in the write data are ignored. A Flash erase sets an entire page of data to ones so that all bytes become FFH. Therefore after an erase, each byte in the page can be written once with any possible value. Bytes can be overwritten without an erase as long as only ones are changed into zeroes. However, if even a single bit needs updating from zero to one ($0 \rightarrow 1$); then the contents of the page must first be saved, the entire page must be erased and the zero bits in all bytes (old and new data combined) must be written. Avoiding unnecessary page erases greatly improves the endurance of the memory.

The AT89LP428/828 includes 8/16 data pages of 64 bytes each. One or more bytes in a page may be written at one time. The AT89LP428/828 includes a temporary page buffer of 64 bytes, so the maximum number of bytes written at one time is 64. The LDPG bit (MEMCON.5) allows multiple data bytes to be loaded to the temporary page buffer. While LDPG = 1, MOVX @DPTR,A instructions will load data to the page buffer, but will not start a write sequence. Note that a previously loaded byte must not be reloaded prior to the write sequence. To write the page into the memory, LDPG must first be cleared and then a MOVX @DPTR,A with the final data byte is issued. The address of the final MOVX determines which page will be written. If a MOVX @DPTR,A instruction is issued while LDPG = 0 without loading any previous bytes, only a single byte will be written. The page buffer is reset after each write operation. Figures 3-4 and 3-5 show the difference between byte writes and page writes.





The auto-erase bit AERS (MEMCON.6) can be set to one to perform a page erase automatically at the beginning of any write sequence. The page erase will erase the entire page and then the bytes in the temporary buffer will be written to the selected page.

Frequently just a few bytes within a page must be updated while maintaining the state of the other bytes. There are two options for handling this situation that allow the Flash data memory to emulate a traditional EEPROM memory. The simplest method is to copy the entire page into a buffer allocated in RAM, modify the desired byte locations in the RAM buffer, and then load and write back the page to the Flash memory. This option requires that at least one page size of RAM is available as a temporary buffer. The second option is to load the unmodified bytes of the page directly into the Flash memory's temporary load buffer before loading the updated values of the modified bytes. For example, if just one byte needs modification, the user must first read and load the unaffected bytes of into the page buffer. Then the modified byte value is stored to the page buffer before starting the auto-erase sequence. This method reduces the amount of RAM required; however, more software overhead is needed because the read-and-load-back routine must skip those bytes in the page that need to be updated in order to prevent those locations in the buffer from being loaded with the previous data, as this will block the new data from being loaded correctly.

A write sequence will not occur if the Brown-out Detector (BOD) is active, even if the BOD reset has been disabled. In cases where the BOD reset is disabled, the user should check the BOD status by reading the $\overline{\text{WRTINH}}$ bit in MEMCON. If a write currently in progress is interrupted by the BOD due to a low voltage condition, the ABORT flag will be set. FDATA can always be read regardless of the BOD state.

For more details on using the Flash Data Memory, see the application note titled "AT89LP Flash Data Memory". FDATA may also be programmed by an external device programmer (see "Programming the Flash Memory" on page 115).



3654A-MICRO-8/09



Table 3-4. MEMCON – Memory Control Register

MEMC	ON = 96H						Reset Value	= 0000 00XXB	
Not Bit	Addressable								
	IAP	AERS	LDPG	MWEN	DMEN	ABORT	_	WRTINH	
Bit	7	6	5	4	3	2	1	0	
Symbol	Function	Function							
IAP	In-Application Programming Enable. When IAP = 1 and the IAP Fuse is enabled, programming of the CODE/SIG space is enabled and MOVX @DPTR instructions will access CODE/SIG instead of EDATA or FDATA. Clear IAP to disable programming of CODE/SIG and allow access to EDATA and FDATA.								
AERS	Auto-Erase Enable. Set to perform an auto-erase of a Flash memory page (CODE, SIG or FDATA) during the next write sequence. Clear to perform write without erase.								
LDPG	Load Page Enable. Set to this bit to load multiple bytes to the temporary page buffer. Byte locations may not be loaded more than once before a write. LDPG must be cleared before writing.								
MWEN	Memory Write Enable. Set to enable programming of a nonvolatile memory location (CODE, SIG or FDATA). Clear to disable programming of all nonvolatile memories.								
DMEN	Data Memory Enable. Set to enable nonvolatile data memory and map it into the FDATA space. Clear to disable nonvolatile data memory.								

ABORT	Abort Flag. Set by hardware if an error occurred during the last programming sequence due to a brownout condition (low voltage on V_{CC}). Must be cleared by software.
WRTINH	Write Inhibit Flag. Cleared by hardware when the voltage on V_{cc} has fallen below the minimum programming

RTINH Write Inhibit Flag. Cleared by hardware when the voltage on V_{CC} has fallen below the minimum programming voltage. Set by hardware when the voltage on V_{CC} is above the minimum programming voltage.

3.4 In-Application Programming (IAP)

The AT89LP428/828 supports In-Application Programming (IAP), allowing the program memory to be modified during execution. The IAP can be used to modify the user application on-the-fly or to use program memory for nonvolatile data storage. The same write protocol for FDATA also applies to IAP (see "Write Protocol" on page 12). The CPU is always placed in idle while modifying the program memory. When the write completes, the CPU will continue executing with the instruction after the MOVX @DPTR,A instruction that started the write.

To enable access to the program memory, the IAP bit (MEMCON.7) must be set to one and the IAP User Fuse must be enabled. The IAP User Fuse can disable all IAP operations. When this fuse is disabled, the IAP bit will be forced to 0. While IAP is enabled, all MOVX @DPTR instructions will access the CODE space instead of EDATA or FDATA. The IAP also allows reprogramming of the User Signature Array when SIGEN = 1. The IAP access settings are summarized in Table 3-5.

IAP	SIGEN	DMEN	MOVX @DPTR	MOVC @DPTR
0	0	0	EDATA	CODE
0	0	1	FDATA	CODE
0	1	0	EDATA	SIG
0	1	1	FDATA	SIG
1	0	Х	CODE	CODE
1	1	Х	SIG	SIG

Table 3-5.IAP Access Settings

4. Special Function Registers

A map of the on-chip memory area called the Special Function Register (SFR) space is shown in Table 4-1.

Note that not all of the addresses are occupied, and unoccupied addresses may not be implemented on the chip. Read accesses to these addresses will in general return random data, and write accesses will have an indeterminate effect. User software should not write to these unlisted locations, since they may be used in future products to invoke new features.

	8	9	А	В	С	D	E	F	
0F8H									0FFH
0F0H	B 0000 0000								0F7H
0E8H	SPSR 000x x000	SPCR 0000 0000	SPDR xxxx xxxx						0EFH
0E0H	ACC 0000 0000								0E7H
0D8H									0DFH
0D0H	PSW 0000 0000	T2CCA 0000 0000	T2CCL 0000 0000	T2CCH 0000 0000	T2CCC 0000 0000	T2CCF 0000 0000			0D7H
0C8H	T2CON 0000 0000	T2MOD 0000 0000	RCAP2L 0000 000	RCAP2H 0000 0000	TL2 0000 000	TH2 0000 0000			0CFH
0C0H	P4 xx11 1111		P1M0 ⁽²⁾	P1M1 0000 0000	P2M0 ⁽²⁾	P2M1 0000 0000	P3M0 ⁽²⁾	P3M1 0000 0000	0C7H
0B8H	IP 0000 0000	SADEN 0000 0000					P4M0 ⁽²⁾	P4M1 xx00 0000	0BFH
0B0H	P3 1111 1111				IE2 xxxx x000	IP2 xxxx x000	IP2H xxxx x000	IPH 0000 0000	0B7H
0A8H	IE 0000 0000	SADDR 0000 0000						AREF 0000 0000	0AFH
0A0H	P2 1111 1111		DPCF 0000 00x0				WDTRST (write-only)	WDTCON 0000 x000	0A7H
98H	SCON 0000 0000	SBUF xxxx xxxx	GPMOD 0000 0000	GPLS 0000 0000	GPIEN 0000 0000	GPIF 0000 0000		ACSRB 1100 0000	9FH
90H	P1 1111 1111	TCONB 0010 0100	RL0 0000 0000	RL1 0000 0000	RH0 0000 0000	RH1 0000 0000	MEMCON 0000 00xx	ACSRA 0000 0000	97H
88H	TCON 0000 0000	TMOD 0000 0000	TL0 0000 0000	TL1 0000 0000	TH0 0000 0000	TH1 0000 0000		CLKREG 0000 x000	8FH
80H		SP 0000 0111	DP0L 0000 0000	DP0H 0000 0000	DP1L 0000 0000	DP1H 0000 0000	PAGE xxxx xxx0	PCON 0000 0000	87H
	0	1	2	3	4	5	6	7	

Table 4-1. AT89LP428/828 SFR Map and Reset Values

Notes: 1. All SFRs in the left-most column are bit-addressable.

2. Reset value is 1111 1111B when Tristate-port Fuse is enabled and 0000 0000B when disabled.





5. Enhanced CPU

The AT89LP428/828 uses an enhanced 8051 CPU that runs at 6 to 12 times the speed of standard 8051 devices (or 3 to 6 times the speed of X2 8051 devices). The increase in performance is due to two factors. First, the CPU fetches one instruction byte from the code memory every clock cycle. Second, the CPU uses a simple two-stage pipeline to fetch and execute instructions in parallel. This basic pipelining concept allows the CPU to obtain up to 1 MIPS per MHz. A simple example is shown in Figure 5-1.





Figure 5-1. Parallel Instruction Fetches and Executions

The MCS-51 instruction set allows for instructions of variable length from 1 to 3 bytes. In a single-clock-per-byte-fetch system this means each instruction takes at least as many clocks as it has bytes to execute. The majority of instructions in the AT89LP428/828 follow this rule: the instruction execution time in clock cycles equals the number of bytes per instruction with a few exceptions. Branches and Calls require an additional cycle to compute the target address and some other complex instructions require multiple cycles. See "Instruction Set Summary" on page 107 for more detailed information on individual instructions. Figures 5-2 and 5-3 show examples of 1- and 2-byte instructions.

Figure 5-2. Single-cycle ALU Operation (Example: INC R0)



16 **AT89LP428/828**




Figure 5-3. Two-cycle ALU Operation (Example: ADD A, #data)

5.1 Enhanced Dual Data Pointers

The AT89LP428/828 provides two 16-bit data pointers: DPTR0 formed by the register pair DPOL and DPOH (82H an 83H), and DPTR1 formed by the register pair DP1L and DP1H (84H and 85H). The data pointers are used by several instructions to access the program or data memories. The Data Pointer Configuration Register (DPCF) controls operation of the dual data pointers (Table 5-4). The DPS bit in DPCF selects which data pointer is currently referenced by instructions including the DPTR operand. Each data pointer may be accessed at its respective SFR addresses regardless of the DPS value. The AT89LP428/828 provides two methods for fast context switching of the data pointers:

• Bit 2 of DPCF is hard-wired as a logic 0. The DPS bit may be toggled (to switch data pointers) simply by incrementing the DPCF register, without altering other bits in the register unintentionally. This is the preferred method when only a single data pointer will be used at one time.

EX: INC DPCF ; Toggle DPS

 In some cases, both data pointers must be used simultaneously. To prevent frequent toggling of DPS, the AT89LP428/828 supports a prefix notation for selecting the opposite data pointer per instruction. All DPTR instructions, with the exception of JMP @A+DPTR, when prefixed with an 0A5H opcode will use the inverse value of DPS (DPS) to select the data pointer. Some assemblers may support this operation by using the /DPTR operand. For example, the following code performs a block copy within EDATA:

	MOV	DPCF, #00H	;	DPS = 0
	MOV	DPTR, #SRC	;	load source address to dptr0
	MOV	/DPTR, #DS1	;	load destination address to dptr1
	MOV	R7, #BLKSIZ	E ;	number of bytes to copy
COPY:	MOVX	A, @DPTR	;	read source (dptr0)
	INC	DPTR	;	next src (dptr0+1)
	MOVX	@/DPTR, A	;	write destination (dptr1)
	INC	/DPTR	;	next dst (dptr1+1)
	DJNZ	R7, COPY		





For assemblers that do not support this notation, the 0A5H prefix must be declared in-line:

EX: DB 0A5H INC DPTR

; equivalent to INC /DPTR

A summary of data pointer instructions with fast context switching is listed in Table 5-1.

 Table 5-1.
 Data Pointer Instructions

	Oper	ration
Instruction	DPS = 0	DPS = 1
JMP @A+DPTR	JMP @A+DPTR0	JMP @A+DPTR1
MOV DPTR, #data16	MOV DPTR0, #data16	MOV DPTR1, #data16
MOV/DPTR, #data16	MOV DPTR1, #data16	MOV DPTR0, #data16
INC DPTR	INC DPTR0	INC DPTR1
INC/DPTR	INC DPTR1	INC DPTR0
MOVC A,@A+DPTR	MOVC A,@A+DPTR0	MOVC A,@A+DPTR1
MOVC A,@A+/DPTR	MOVC A,@A+DPTR1	MOVC A,@A+DPTR0
MOVX A,@DPTR	MOVX A,@DPTR0	MOVX A,@DPTR1
MOVX A,@/DPTR	MOVX A,@DPTR1	MOVX A,@DPTR0
MOVX @DPTR, A	MOVX @DPTR0, A	MOVX @DPTR1, A
MOVX @/DPTR, A	MOVX @DPTR1, A	MOVX @DPTR0, A

5.1.1 Data Pointer Update

The Dual Data Pointers on the AT89LP428/828 include two additional features that control how the data pointers are updated. The data pointer decrement bits, DPD1 and DPD0 in DPCF, configure the INC DPTR instruction to act as DEC DPTR. The resulting operation will depend on DPS as shown in Table 5-2.

		Operation								
		DPS	S = 0	DPS	5 = 1					
DPD1	DPD0	INC DPTR	INC /DPTR	INC DPTR	INC /DPTR					
0	0	INC DPTR0	INC DPTR1	INC DPTR1	INC DPTR0					
0	1	DEC DPTR0	INC DPTR1	INC DPTR1	DEC DPTR0					
1	0	INC DPTR0	DEC DPTR1	DEC DPTR1	INC DPTR0					
1	1	DEC DPTR0	DEC DPTR1	DEC DPTR1	DEC DPTR0					

Table 5-2.INC DPTR Behavior

The data pointer update bits, DPU1 and DPU0, allow MOVX @DPTR and MOVC @DPTR instructions to update the selected data pointer automatically in a post-increment or post-decrement fashion. The direction of update depends on the DPD1 and DPD0 bits as shown in Table 5-3.

Table 5-3.DPTR Auto-update

		Operati	on for MOVX and MOVC (DPU1 = 1 & DPU0 = 1)					
		DPS	6 = 0	DPS	6 = 1			
DPD1	DPD0	DPTR	/DPTR	DPTR	/DPTR			
0	0	DPTR0++	DPTR1++	DPTR1++	DPTR0++			
0	1	DPTR0	DPTR1++	DPTR1++	DPTR0			
1	0	DPTR0++	DPTR1	DPTR1	DPTR0++			
1	1	DPTR0	DPTR1	DPTR1	DPTR0			

Table 5-4. DPCF – Data Pointer Configuration Register

DPCF	DPCF = A2H Reset Value = 0000 00X0B							00 00X0B
Not B	it Addressa	ble						
	DPU1	DPU0	DPD1	DPD0	SIGEN	0	_	DPS
Bit	7	6	5	4	3	2	1	0

Symbol	Function
DPU1	Data Pointer 1 Update. When set, MOVX @DPTR and MOVC @DPTR instructions that use DPTR1 will also update DPTR1 based on DPD1. If DPD1 = 0, the operation is post-increment and if DPD1 = 1 the operation is post-decrement. When DPU1 = 0, DPTR1 is not updated.
DPU0	Data Pointer 0 Update. When set, MOVX @DPTR and MOVC @DPTR instructions that use DPTR0 will also update DPTR0 based on DPD0. If DPD0 = 0, the operation is post-increment and if DPD0 = 1, the operation is post-decrement. When DPU0 = 0, DPTR0 is not updated.
DPD1	Data Pointer 1 Decrement. When set, INC DPTR instructions targeted to DPTR1 will decrement DPTR1. When cleared, INC DPTR instructions will increment DPTR1.
DPD0	Data Pointer 0 Decrement. When set, INC DPTR instructions targeted to DPTR0 will decrement DPTR0. When cleared, INC DPTR instructions will increment DPTR0.
SIGEN	Signature Enable. When SIGEN = 1, all MOVC @DPTR instructions and all IAP accesses will target the signature array memory. When SIGEN = 0, all MOVC and IAP accesses target CODE memory.
DPS	Data Pointer Select. DPS selects the active data pointer for instructions that reference DPTR. When DPS = 0, DPTR will target DPTR0 and /DPTR will target DPTR1. When DPS = 1, DPTR will target DPTR1 and /DPTR will target DPTR0.





5.2 Restrictions on Certain Instructions

The AT89LP428/828 is an economical and cost-effective member of Atmel's growing family of microcontrollers. It contains 4K/8K bytes of Flash program memory. It is fully compatible with the MCS-51 architecture, and can be programmed using the MCS-51 instruction set. However, there are a few considerations one must keep in mind when utilizing certain instructions to program this device. All the instructions related to jumping or branching should be restricted such that the destination address falls within the physical program memory space of the device, which is 0000H–0FFFH for the AT89LP428 and 0000H–1FFFH for the AT89LP828. This should be the responsibility of the software programmer. For example, LJMP 07E0H would be a valid instruction, whereas LJMP 9000H would not. A typical 8051 assembler will still assemble instructions, even if they are written in violation of the restrictions mentioned above. It is the responsibility of the user to know the physical features and limitations of the device being used and to adjust the instructions used accordingly.

5.2.1 Branching Instructions

The LCALL, LJMP, ACALL, AJMP, SJMP, and JMP @A+DPTR unconditional branching instructions will execute correctly as long as the programmer keeps in mind that the destination branching address must fall within the physical boundaries of the program memory size. Violating the physical space limits may cause unknown program behavior. With the CJNE [...], DJNZ [...], JB, JNB, JC, JNC, JBC, JZ, and JNZ conditional branching instructions, the same previous rule applies. Again, violating the memory boundaries may cause erratic execution.

5.2.2 MOVX-related Instructions

The AT89LP428/828 contains 512 bytes of internal Extra RAM and 512/1024 bytes of Flash data memory mapped into the XRAM address space. MOVX accesses to addresses above 03FFH/05FFH will return invalid data.

6. System Clock


The system clock is generated directly from one of three selectable clock sources. The three sources are the on-chip crystal oscillator, external clock source, and internal RC oscillator. The on-chip crystal oscillator may also be configured for low and high speed operation. The clock source is selected by the Clock Source User Fuses as shown in Table 6-1. See "User Configuration Fuses" on page 121. By default, no internal clock division is used to generate the CPU clock from the system clock. However, the system clock divider may be used to prescale the system clock. The choice of clock source also affects the start-up time after a POR, BOD or Powerdown event (see "Reset" on page 23 or "Power-down Mode" on page 27).


Clock Source Fuse 1	Clock Source Fuse 0	Selected Clock Source
0	0	High Speed Crystal Oscillator (f > 500 kHz)
0	1	Low Speed Crystal Oscillator (f ≤100 kHz)
1	0	External Clock on XTAL1
1	1	Internal 8 MHz RC Oscillator

Table 6-1.Clock Source Settings

6.1 Crystal Oscillator

When enabled, the internal inverting oscillator amplifier is connected between XTAL1 and XTAL2 for connection to an external quartz crystal or ceramic resonator. The oscillator may operate in either high-speed or low-speed mode. Low-speed mode is intended for 32.768 kHz watch crystals and consumes less power than high-speed mode. The configuration as shown in Figure 6-1 applies for both high and low speed oscillators. Note that the internal structure of the device adds about 10 pF of capacitance to both XTAL1 and XTAL2, so that in some cases an external capacitor may **NOT** be required. It is recommended that a resistor R1 be connected to XTAL1, instead of load capacitor C1, for improved startup performance. The total capacitance on XTAL1 or XTAL2, including the external load capacitor plus internal device load, board trace and crystal loadings, should not exceed 20 pF.When using the crystal oscillator, P4.0 and P4.1 will have their inputs and outputs disabled. Also, XTAL2 in crystal oscillator mode should not be used to directly drive a board-level clock without a buffer.






Note: 1. C2 = 0–10 pF for Crystals = 0–10 pF for Ceramic Resonators R1 = 4–5 M Ω

6.2 External Clock Source

The external clock option disables the oscillator amplifier and allows XTAL1 to be driven directly by an external clock source as shown in Figure 6-2. XTAL2 may be left unconnected, used as general-purpose I/O P4.1, or configured to output a divided version of the system clock.









6.3 Internal RC Oscillator

The AT89LP428/828 has an Internal RC oscillator (IRC) tuned to 8.0 MHz \pm 1.0% at 5.0V and 25°C. When enabled as the clock source, XTAL1 and XTAL2 may be used as P4.0 and P4.1, respectively. XTAL2 may also be configured to output a divided version of the system clock. The frequency of the oscillator may be adjusted within limits by changing the RC Calibration Byte stored at byte 64 of the User Signature Array. This location may be updated using the IAP interface (location 00C0H in SIG space) or by an external device programmer (UROW location 0040H). See "User Signature and Analog Configuration" on page 122.

6.4 System Clock Out

When the AT89LP428/828 is configured to use either an external clock or the internal RC oscillator, the system clock divided by 2 may be output on XTAL2 (P4.1). The clock out feature is enabled by setting the COE bit in CLKREG. For example, setting COE = "1" when using the internal oscillator will result in a 4.0 MHz clock output on P4.1. P4.1 must be configured as an output in order to use the clock out feature.

6.5 System Clock Divider

The CDV_{2-0} bits in CLKREG allow the system clock to be divided down from the selected clock source by powers of 2. The clock divider provides users with a greater frequency range when using the Internal RC Oscillator. For example, to achieve a 1 MHz system frequency when using the IRC, CDV_{2-0} should be set to 011B for divide-by-8 operation. The divider can also be used to reduce power consumption by decreasing the operational frequency during non-critical periods. The resulting system frequency is given by the following equation:

$$f_{\text{SYS}} = \frac{f_{\text{OSC}}}{2^{\text{CDV}}}$$

where f_{OSC} is the frequency of the selected clock source. The clock divider will prescale the clock for the CPU and all peripherals. The value of CDV may be changed at any time without interrupting normal execution. Changes to CDV are synchronized such that the system clock will not pass through intermediate frequencies. When CDV is updated, the new frequency will take affect within a maximum period of 32 x t_{OSC}.
 Table 6-2.
 CLKREG – Clock Control Register

OLIVIEC	G = 8FH							Reset Value =	0000 0000B	
Not Bit A	Addressable									
	TPS3	TPS2	? Т	PS1	TPS0	CDV2	CDV1	CDV0	COE	
Bit	7	6		5	4	3	2	1	0	
Symbol	Function									
TPS [3 - 0]	0] Timer Prescaler. The Timer Prescaler selects the time base for Timer 0, Timer 1, Timer 2 and the Watchdo The prescaler is implemented as a 4-bit binary down counter. When the counter reaches zero it is reloaded value stored in the TPS bits to give a division ratio between 1 and 16. By default the timers will count every cycle (TPS = 0000B). To configure the timers to count at a standard 8051 rate of once every 12 clock cycle should be set to 1011B.									
	System Clock Division. Determines the frequency of the system clock relative to the oscillator clock source.									
	CDIV2	CDIV1	CDIV0	Systen	n Clock Frequ	iency				
	0	0	0	f _{OSC} /1						
	0	0	1	f _{OSC} /2						
	0	1	0	f _{OSC} /4						
CDV [2 - 0]										
CDV [2 - 0]	0	1	1	f _{OSC} /8						
CDV [2 - 0]	0 1	1 0	1 0							
CDV [2 - 0]	_		-	f _{OSC} /8						
CDV [2 - 0]	_	0	0	f _{OSC} /8 f _{OSC} /16						

7. Reset

During reset, all I/O Registers are set to their initial values, the port pins are tristated, and the program starts execution from the Reset Vector, 0000H. The AT89LP428/828 has five sources of reset: power-on reset, brown-out reset, external reset, watchdog reset, and software reset.

7.1 Power-on Reset

A Power-on Reset (POR) is generated by an on-chip detection circuit. The detection level V_{POR} is nominally 1.4V. The POR is activated whenever V_{CC} is below the detection level. The POR circuit can be used to trigger the start-up reset or to detect a supply voltage failure in devices without a brown-out detector. The POR circuit ensures that the device is reset from power-on. A power-on sequence is shown in Figure 7-1 on page 24. When V_{CC} reaches the Power-on Reset threshold voltage V_{POR} , an initialization sequence lasting t_{POR} is started. When the initialization sequence completes, the start-up timer determines how long the device is kept in POR after V_{CC} rise. The POR signal is activated again, without any delay, when V_{CC} falls below the POR threshold level. A Power-on Reset (i.e. a cold reset) will set the POF flag in PCON. The internally generated reset can be extended beyond the power-on period by holding the RST pin low longer than the time-out.








Figure 7-1. Power-on Reset Sequence (BOD Disabled)

Note: t_{POB} is approximately 92 µs ± 5%.

If the Brown-out Detector (BOD) is also enabled, the start-up timer does not begin counting until after V_{CC} reaches the BOD threshold voltage V_{BOD} as shown in Figure 7-2. However, if this event occurs prior to the end of the initialization sequence, the timer must first wait for that sequence to complete before counting.

The start-up timer delay is user-configurable with the Start-up Time User Fuses and depends on the clock source (Table 7-1). The Start-up Time fuses also control the length of the start-up time after a Brown-out Reset or when waking up from Power-down during internally timed mode. The start-up delay should be selected to provide enough settling time for V_{CC} and the selected clock source. The device operating environment (supply voltage, frequency, temperature, etc.) must meet the minimum system requirements before the device exits reset and starts normal operation. The RST pin may be held low externally until these conditions are met.




Figure 7-2. Power-on Reset Sequence (BOD Enabled)

²⁴ **AT89LP428/828**

SUT Fuse 1	SUT Fuse 0	Clock Source	t _{SUT} (± 5%) μs
0	0	Internal RC/External Clock	16
0	0	Crystal Oscillator	1024
0		Internal RC/External Clock	N/A
0	1	Crystal Oscillator	2048
_		Internal RC/External Clock	1024
1	0	Crystal Oscillator	4096
_		Internal RC/External Clock	N/A
I	1	Crystal Oscillator	16384

Table 7-1.Start-up Timer Settings

7.2 Brown-out Reset

The AT89LP428/828 has an on-chip Brown-out Detector (BOD) circuit for monitoring the V_{CC} level during operation by comparing it to a fixed trigger level. The trigger level V_{BOD} for the BOD is nominally 2.2V. The purpose of the BOD is to ensure that if V_{CC} fails or dips while executing at speed, the system will gracefully enter reset without the possibility of errors induced by incorrect execution. A BOD sequence is shown in Figure 7-3. When V_{CC} decreases to a value below the trigger level V_{BOD}, the internal reset is immediately activated. When V_{CC} increases above the trigger level, the start-up timer releases the internal reset after the specified time-out period has expired (Table 7-1). Note that there is approximately 200 mV of hysteresis between the rising and falling V_{BOD} thresholds. The Brown-out Detector must be enabled by setting the BOD Enable Fuse. (See "User Configuration Fuses" on page 121.)

The AT89LP428/828 allows for a wide V_{CC} operating range. The on-chip BOD may not be sufficient to prevent incorrect execution if V_{BOD} is lower than the minimum required V_{CC} range, such as when a 5V supply is coupled with high frequency operation. In such cases an external Brownout Reset circuit connected to the $\overline{\text{RST}}$ pin may be required.




Figure 7-3. Brown-out Detector Reset





7.3 External Reset

The P3.6/RST pin can function as either an active-**low** reset input or as a digital generalpurpose I/O, P3.6. The Reset Pin Enable Fuse, when set to "1", enables the external reset input function on P3.6. (see "User Configuration Fuses" on page 121). When cleared, P3.6 may be used as an input or output pin. When configured as a reset input, the pin must be held low for at least two clock cycles to trigger the internal reset. The RST pin includes an on-chip pull-up resistor tied to V_{CC}. The pull-up is disabled when the pin is configured as P3.6.

Note: During a power-up sequence, the fuse selection is always overridden and therefore the pin will always function as a reset input. An external circuit connected to this pin should not hold this pin LOW during a power-on sequence if the pin is configured as a general I/O, as this will keep the device in reset until the pin transitions high. After the power-up delay, this input will function either as an external reset input or as a digital input as defined by the fuse bit. Only a power-up reset will temporarily override the selection defined by the reset fuse bit. Other sources of reset will not override the reset fuse bit. P3.6/RST also serves as the In-System Programming (ISP) enable. ISP is enabled when the external reset pin is held low. When the reset pin is disabled by the fuse, ISP may only be entered by pulling P3.6 low during power-up.

7.4 Watchdog Reset

When the Watchdog times out, it will generate an internal reset pulse lasting 16 clock cycles. Watchdog reset will also set the WDTOVF flag in WDTCON. To prevent a Watchdog reset, the watchdog reset sequence 1EH/E1H must be written to WDTRST before the Watchdog times out. See "Programmable Watchdog Timer" on page 105 for details on the operation of the Watchdog.

7.5 Software Reset

The CPU may generate an internal 16-clock cycle reset pulse by writing the software reset sequence 5AH/A5H to the WDRST register. A software reset will set the SWRST bit in WDT-CON. See "Software Reset" on page 106 for more information on software reset. Writing any sequences other than 5AH/A5H or 1EH/E1H to WDTRST will generate an immediate reset and set both WDTOVF and SWRST to flag an error.

8. Power Saving Modes

The AT89LP428/828 supports two different power-reducing modes: Idle and Power-down. These modes are accessed through the PCON register.

8.1 Idle Mode

Setting the IDL bit in PCON enters idle mode. Idle mode halts the internal CPU clock. The CPU state is preserved in its entirety, including the RAM, stack pointer, program counter, program status word, and accumulator. The Port pins hold the logic states they had at the time that Idle was activated. Idle mode leaves the peripherals running in order to allow them to wake up the CPU when an interrupt is generated. The timers, UART, SPI, comparators, GPI and CCA peripherals continue to function during Idle. If these functions are not needed during idle, they should be explicitly disabled by clearing the appropriate bits in their respective SFRs. The watchdog may be selectively enabled or disabled during Idle by setting/clearing the WDIDLE bit. Any enabled interrupt source or reset may terminate Idle mode. When exiting Idle mode with an interrupt, the interrupt will immediately be serviced, and following RETI the next instruction to be executed will be the one following the instruction that put the device into Idle.

²⁶ **AT89LP428/828**

8.2 Power-down Mode


Setting the Power-down (PD) bit in PCON enters Power-down mode. Power-down mode stops the oscillator, disables the BOD and powers down the Flash memory in order to minimize power consumption. Only the power-on circuitry will continue to draw power during Power-down. During Power-down, the power supply voltage may be reduced to the RAM keep-alive voltage. The RAM contents will be retained, but the SFR contents are not guaranteed once V_{CC} has been reduced. Power-down may be exited by external reset, power-on reset, or certain enabled interrupts.

8.2.1 Interrupt Recovery from Power-down

Three external interrupt sources may be configured to terminate Power-down mode: external interrupts $\overline{INT0}$ (P3.2) and $\overline{INT1}$ (P3.3); and the GPI. To wake up by external interrupt $\overline{INT0}$ or $\overline{INT1}$, that interrupt must be enabled by setting EX0 or EX1 in IE and must be configured for level-sensitive operation by clearing IT0 or IT1. Any GPI on Port 1 (GPI₇₋₀) can also wake up the device. The GPI pin must be enabled in GPIEN and configured for level-sensitive detection, and EGP in IE2 must be set in order to terminate Power-down.

When terminating Power-down by an interrupt, two different wake-up modes are available. When PWDEX in PCON is zero, the wake-up period is internally timed as shown in Figure 8-1. At the falling edge on the interrupt pin, Power-down is exited, the oscillator is restarted, and an internal timer begins counting. The internal clock will not be allowed to propagate to the CPU until after the timer has timed out. After the time-out period, the interrupt service routine will begin. The time-out period is controlled by the Start-up Timer Fuses (see Table 7-1 on page 25). The interrupt pin need not remain low for the entire time-out period.


Figure 8-1. Interrupt Recovery from Power-down (PWDEX = 0)




When PWDEX = "1", the wake-up period is controlled externally by the interrupt. Again, at the falling edge on the interrupt pin, power-down is exited and the oscillator is restarted. However, the internal clock will not propagate until the rising edge of the interrupt pin as shown in Figure 8-2. The interrupt pin should be held low long enough for the selected clock source to stabilize. After the rising edge on the pin the interrupt service routine will be executed.










8.2.2 Reset Recovery from Power-down

The wake-up from Power-down through an external reset is similar to the interrupt with PWDEX = "0". At the falling edge of \overline{RST} , Power-down is exited, the oscillator is restarted, and an internal timer begins counting as shown in Figure 8-3. The internal clock will not be allowed to propagate to the CPU until after the timer has timed out. The time-out period is controlled by the Start-up Timer Fuses. (See Table 7-1 on page 25). If \overline{RST} returns high before the time-out, a two clock cycle internal reset is generated when the internal clock restarts. Otherwise, the device will remain in reset until \overline{RST} is brought high.






Table 8-1.PCON – Power Control Register

PCON	= 87H						Reset Value =	: 000X 0000B
Not Bit	Addressable							
	SMOD1	SMOD0	PWDEX	POF	GF1	GF0	PD	IDL
Bit	7	6	5	4	3	2	1	0
Symbol	Function							
SMOD1	Double Baud	Rate Bit. Dou	bles the baud r	ate of the UAF	RT in Modes 1,	2, or 3.		
SMOD0			SMOD0 = 1, SC the state of SM		When SMOD0) = 1, SCON.7 i	s FE. Note tha	t FE will be set
PWDEX		Exit Mode. Wh er-down is inte		, wake up fror	n Power-down	is externally co	ntrolled. When	n PWDEX = 1, v
POF			to "1" during po e. warm resets)		ld reset). It can	be set or rese	t under softwa	re control and is
GF1, GF0	General-purp	oose Flags.						
PD	Power-down	Bit. Setting this	s bit activates p	ower-down op	peration.			
IDL	Idle Mode Bit	t. Setting this b	it activates Idle	e mode operat	ion			

9. Interrupts

The AT89LP428/828 provides 10 interrupt sources: two external interrupts, three timer interrupts, a serial port interrupt, an analog comparator interrupt, a GPI, a compare/capture interrupt and an SPI interrupt. These interrupts and the system reset each have a separate program vector at the start of the program memory space. Each interrupt source can be individually enabled or disabled by setting or clearing a bit in the interrupt enable registers IE and IE2. The IE register also contains a global disable bit, EA, which disables all interrupts.

Each interrupt source can be individually programmed to one of four priority levels by setting or clearing bits in the interrupt priority registers IP, IPH, IP2 and IP2H. An interrupt service routine in progress can be interrupted by a higher priority interrupt, but not by another interrupt of the same or lower priority. The highest priority interrupt cannot be interrupted by any other interrupt source. If two requests of different priority levels are pending at the end of an instruction, the request of higher priority level is serviced. If requests of the same priority level are pending at the end of an instruction, an internal polling sequence determines which request is serviced. The polling sequence is based on the vector address; an interrupt with a lower vector address has higher priority than an interrupt with a higher vector address. Note that the polling sequence is only used to resolve pending requests of the same priority level.

The IP*x*D bits located at the seventh bit of IP, IPH, IP2 and IP2H can be used to disable all interrupts of a given priority level, allowing software implementations of more complex interrupt priority handling schemes.

The External Interrupts INT0 and INT1 can each be either level-activated or edge-activated, depending on bits IT0 and IT1 in Register TCON. The flags that actually generate these interrupts are the IE0 and IE1 bits in TCON. When the service routine is vectored to, hardware clears the flag that generated an external interrupt only if the interrupt was edge-activated. If the interrupt was level activated, then the external requesting source (rather than the on-chip hardware) controls the request flag.





The Timer 0 and Timer 1 Interrupts are generated by TF0 and TF1, which are set by a rollover in their respective Timer/Counter registers (except for Timer 0 in Mode 3). When a timer interrupt is generated, the on-chip hardware clears the flag that generated it when the service routine is vectored to. The Timer 2 Interrupt is generated by a logic OR of bits TF2 and EXF2 in register T2CON. Neither of these flags is cleared by hardware when the CPU vectors to the service routine. The service routine normally must determine whether TF2 or EXF2 generated the interrupt and that bit must be cleared by software.

The Serial Port Interrupt is generated by the logic OR of RI and TI in SCON. Neither of these flags is cleared by hardware when the CPU vectors to the service routine. The service routine normally must determine whether RI or TI generated the interrupt and that bit must be cleared by software. The Serial Peripheral Interface Interrupt is generated by the logic OR of SPIF, MODF and TXE in SPSR. None of these flags is cleared by hardware when the CPU vectors to the service routine. The service routine normally must determine which bit generated the interrupt and that bit must be cleared by software.

A logic OR of all eight flags in the GPIF register causes the GPI. None of these flags is cleared by hardware when the service routine is vectored to. The service routine must determine which bit generated the interrupt and that bit must be cleared in software. If the interrupt was level activated, then the external requesting source must de-assert the interrupt before the flag may be cleared by software.

The CFA and CFB bits in ACSRA and ACSRB respectively generate the Comparator Interrupt. The service routine must normally determine whether CFA or CFB generated the interrupt, and the bit must be cleared by software.

A logic OR of the four least significant bits in the T2CCF register causes the Compare/Capture Array Interrupt. None of these flags is cleared by hardware when the service routine is vectored to. The service routine must determine which bit generated the interrupt and that bit must be cleared in software.

All of the bits that generate interrupts can be set or cleared by software, with the same result as though they had been set or cleared by hardware. That is, interrupts can be generated and pending interrupts can be canceled in software.

Interrupt	Source	Vector Address
System Reset	RST or POR or BOD	0000H
External Interrupt 0	IEO	0003H
Timer 0 Overflow	TF0	000BH
External Interrupt 1	IE1	0013H
Timer 1 Overflow	TF1	001BH
Serial Port Interrupt	RI or TI	0023H
Timer 2 Interrupt	TF2 or EXF2	002BH
Analog Comparator Interrupt	CFA or CFB	0033H
General-purpose Interrupt	GPIF ₇₋₀	003BH
Compare/Capture Array Interrupt	T2CCF ₃₋₀	0043H
Serial Peripheral Interface Interrupt	SPIF or MODF or TXE	004BH

 Table 9-1.
 Interrupt Vector Addresses

9.1 Interrupt Response Time

The interrupt flags may be set by their hardware in any clock cycle. The interrupt controller polls the flags in the last clock cycle of the instruction in progress. If one of the flags was set in the preceding cycle, the polling cycle will find it and the interrupt system will generate an LCALL to the appropriate service routine as the next instruction, provided that the interrupt is not blocked by any of the following conditions: an interrupt of equal or higher priority level is already in progress; the instruction in progress is RETI or any write to the IE, IP, IPH, IE2, IP2 or IP2H registers; the CPU is currently forced into idle by an IAP or FDATA write. Each of these conditions will block the generation of the LCALL to the interrupt service routine. The second condition ensures that if the instruction in progress is RETI or any access to IE, IP, IPH, IE2, IP2 or IP2H, then at least one more instruction will be executed before any interrupt is vectored to. The polling cycle is repeated at the last cycle of each instruction, and the values polled are the values that were present at the previous clock cycle. If an active interrupt flag is not being serviced because of one of the above conditions and is no longer active when the blocking condition is removed, the denied interrupt will not be serviced. In other words, the fact that the interrupt flag was once active but not serviced is not remembered. Every polling cycle is new.

If a request is active and conditions are met for it to be acknowledged, a hardware subroutine call to the requested service routine will be the next instruction executed. The call itself takes four cycles. Thus, a minimum of five complete clock cycles elapsed between activation of an interrupt request and the beginning of execution of the first instruction of the service routine. A longer response time results if the request is blocked by one of the previously listed conditions. If an interrupt of equal or higher priority level is already in progress, the additional wait time depends on the nature of the other interrupt's service routine. If the instruction in progress is not in its final clock cycle, the additional wait time cannot be more than 4 cycles, since the longest are only 5 cycles long. If the instruction in progress is RETI or an access to IE or IP, the additional wait time cannot be more than 9 cycles (a maximum of four more cycles to complete the instruction in progress, plus a maximum of 5 cycles to complete the next instruction). Thus, in a single-interrupt system, the response time is always more than 5 clock cycles and less than 14 clock cycles. See Figure 9-1 and Figure 9-2.

Figure 9-1. Minimum Interrupt Response Time





Figure 9-2. Maximum Interrupt Response Time







9.2 Interrupt Registers

Table 9-2.	IE – Interrupt Enable Register
------------	--------------------------------

IE = A	= A8H Reset Value = 0000 0000B										
Bit Ad	dressable										
	EA	EC	ET2	ES	ET1	EX1	ET0	EX0			
Bit	7	6	5	4	3	2	1	0			
Symbol	Function	Function									
EA		Global enable/disable. All interrupts are disabled when EA = 0. When EA = 1, each interrupt source is enabled/disabled by setting/clearing its own enable bit.									
EC	Comparator I	nterrupt Enabl	e								
ET2	Timer 2 Inter	rupt Enable									
ES	Serial Port In	terrupt Enable									
ET1	Timer 1 Inter	rupt Enable									
EX1	External Inter	rrupt 1 Enable									
ET0	Timer 0 Inter	rupt Enable									
EX0	External Inter	rrupt 0 Enable									

Table 9-3.IP – Interrupt Priority Register

IP = B8	Reset Value = 0000 0000B							
Bit Addressable								
	IP0D	PC	PT2	PS	PT1	PX1	PT0	PX0
Bit	7	6	5	4	3	2	1	0

Symbol	Function				
IP0D	Interrupt Priority 0 Disable. Set IP0D to 1 to disable all interrupts with priority level zero. Clear to 0 to enable all interrupts with priority level zero when EA = 1.				
PC	Comparator Interrupt Priority Low				
PT2	Timer 2 Interrupt Priority Low				
PS	Serial Port Interrupt Priority Low				
PT1	Timer 1 Interrupt Priority Low				
PX1	External Interrupt 1 Priority Low				
PT0	Timer 0 Interrupt Priority Low				
PX0	External Interrupt 0 Priority Low				

AT89LP428/828

Table 9-4.IPH – Interrupt Priority High Register

IPH =	IPH = B7H							Reset Value = 0000 0000B	
Not Bit	Not Bit Addressable								
	IP1D	PCH	PT2H	PSH	PT1H	PX1H	PT0H	PX0H	
Bit	7	6	5	4	3	2	1	0	
Symbol	Function								
IP1D	Interrupt Priority 1 Disable. Set IP1D to 1 to disable all interrupts with priority level one. Clear to 0 to enable all interrupts with priority level one when EA = 1.								
PCH	Comparator Interrupt Priority High								
	Timer 2 Interrupt Priority High								
PT2H	Timer 2 Inter	rupt Priority Hig	gh						
PT2H PSH		rupt Priority Hig terrupt Priority							
	Serial Port In		High						
PSH PT1H	Serial Port In Timer 1 Inter	terrupt Priority	High 9h						
PSH	Serial Port In Timer 1 Intern External Inter	terrupt Priority rupt Priority Hig	High gh High						

Table 9-5. IE2 – Interrupt Enable 2 Register

IE = B4	= B4H Reset Value = xxxx x000B								
Not Bit	Bit Addressable								
	_	_	_	_	-	ESP	ECC	EGP	
Bit	7	6	5	4	3	2	1	0	.
Symbol	Function	Function							
ESP	Serial Periphe	Serial Peripheral Interface Interrupt Enable							
ECC	Compare/Cap	Compare/Capture Array Interrupt Enable							
EGP	General-purp	ose Interrupt	Enable						





Table 9-6.IP2 – Interrupt Priority 2 Register

IP = B5H								Reset Value = 0xxx x000B	
No Bit Addressable									
	IP2D	_	_	_	-	PSP	PCC	PGP	
Bit	7	6	5	4	3	2	1	0	

Symbol	Function					
IP2D	Interrupt Priority 2 Disable. Set IP2D to 1 to disable all interrupts with priority level two. Clear to 0 to enable all interrupts with priority level two when $EA = 1$.					
PSP	Serial Peripheral Interface Interrupt Priority Low					
PCC	Compare/Capture Array Interrupt Priority Low					
PGP	General-purpose Interrupt 0 Priority Low					

Table 9-7. IP2H – Interrupt Priority 2 High Register

IP2H =	IP2H = B6H Reset Value = 0xxx x000B								
Not Bit Addressable									
	IP3D	_	_	_	_	PSPH	PCCH	PGPH	
Bit	7	6	5	4	3	2	1	0	

Symbol	Function
IP3D	Interrupt Priority 3 Disable. Set IP3D to 1 to disable all interrupts with priority level three. Clear to 0 to enable all interrupts with priority level three when EA = 1.
PSPH	Serial Peripheral Interface Interrupt Priority High
PCCH	Compare/Capture Array Interrupt Priority High
PGPH	General-purpose Interrupt 0 Priority High

10. I/O Ports

The AT89LP428/828 can be configured for between 23 and 30 I/O pins. The exact number of I/O pins available depends on the package type and the clock and reset options as shown in Table 10-1.

Table 10-1.	I/O Pin	Configurations
-------------	---------	----------------

Clock Source	Reset Option	Package	Number of I/O Pins
	External RST Pin	PDIP	23
External Crystal or	External RST PIN	TQFP or PLCC	27
Resonator	No external reset	PDIP	24
	no external reset	TQFP or PLCC	28
	External RST Pin	PDIP	24
External Clock	External RST PIN	TQFP or PLCC	28
External Clock		PDIP	25
	No external reset	TQFP or PLCC	29
	External RST Pin	PDIP	25
	External RST PIN	TQFP or PLCC	29
Internal RC Oscillator	No outornal reast	PDIP	26
	No external reset	TQFP or PLCC	30

10.1 Port Configuration

All port pins on the AT89LP428/828 may be configured to one of four modes: quasi-bidirectional (standard 8051 port outputs), push-pull output, open-drain output, or input-only. Port modes may be assigned in software on a pin-by-pin basis as shown in Table 10-2 using the registers listed in Table 10-3. The Tristate-Port User Fuse determines the default state of the port pins. When the fuse is enabled, all port pins default to input-only mode after reset. When the fuse is disabled, all port pins, with the exception of the analog inputs, P2.4, P2.5, P2.6 and P2.7, default to quasi-bidirectional mode after reset and are weakly pulled high. The analog input pins always reset to input-only (tristate) mode. Each port pin also has a Schmitt-triggered input for improved input noise rejection. During Power-down all the Schmitt-triggered inputs are disabled with the exception of P3.2 (INT0), P3.3 (INT1), P3.6 (RST), P4.0 (XTAL1) and P4.1 (XTAL2) which may be used to wake up the device. Therefore, P3.2, P3.3, P3.6, P4.0 and P4.1 should not be left floating during Power-down to wake-up the device. These interrupt pins should either be disabled before entering Power-down or they should not be left floating.

PxM0.y	PxM1.y	Port Mode
0	0	Quasi-bidirectional
0	1	Push-pull Output
1	0	Input Only (High Impedance)
1	1	Open-drain Output

Table 10-2. Configuration Modes for Port x, Bit y





Port	Port Data	Port Configuration				
1	P1 (90H)	P1M0 (C2H), P1M1 (C3H)				
2	P2 (A0H)	P2M0 (C4H), P2M1 (C5H)				
3	P3 (B0H)	P3M0 (C6H), P3M1 (C7H)				
4	P4 (C0H)	P4M0 (BEH), P4M1 (BFH)				

Table 10-3. Port Configuration Registers


10.1.1 Quasi-bidirectional Output


Port pins in quasi-bidirectional output mode function similar to standard 8051 port pins. A Quasibidirectional port can be used both as an input and output without the need to reconfigure the port. This is possible because when the port outputs a logic high, it is weakly driven, allowing an external device to pull the pin low. When the pin is driven low, it is driven strongly and able to sink a large current. There are three pull-up transistors in the quasi-bidirectional output that serve different purposes.

One of these pull-ups, called the "very weak" pull-up, is turned on whenever the port latch for the pin contains a logic "1". This very weak pull-up sources a very small current that will pull the pin high if it is left floating.

A second pull-up, called the "weak" pull-up, is turned on when the port latch for the pin contains a logic "1" and the pin itself is also at a logic "1" level. This pull-up provides the primary source current for a quasi-bidirectional pin that is outputting a "1". If this pin is pulled low by an external device, this weak pull-up turns off, and only the very weak pull-up remains on. In order to pull the pin low under these conditions, the external device has to sink enough current to overpower the weak pull-up and pull the port pin below its input threshold voltage.

The third pull-up is referred to as the "strong" pull-up. This pull-up is used to speed up low-tohigh transitions on a quasi-bidirectional port pin when the port latch changes from a logic "0" to a logic "1". When this occurs, the strong pull-up turns on for two CPU clocks quickly pulling the port pin high. The quasi-bidirectional port configuration is shown in Figure 10-1.





³⁶ AT89LP428/828

10.1.2 Input-only Mode

The input only port configuration is shown in Figure 10-2. The output drivers are tristated. The input includes a Schmitt-triggered input for improved input noise rejection. The input circuitry of P3.2, P3.3, P3.6, P4.0 and P4.1 is not disabled during Power-down (see Figure 10-3) and therefore these pins should not be left floating during Power-down when configured in this mode.

Figure 10-2. Input Only






Figure 10-3. Input Circuit for P3.2, P3.3 and P3.6



10.1.3 Open-drain Output

The open-drain output configuration turns off all pull-ups and only drives the pull-down transistor of the port pin when the port latch contains a logic "0". To be used as a logic output, a port configured in this manner must have an external pull-up, typically a resistor tied to V_{CC} . The pull-down for this mode is the same as for the quasi-bidirectional mode. The open-drain port configuration is shown in Figure 10-4. The input circuitry of P3.2, P3.3 and P3.6 is not disabled during Power-down (see Figure 10-3) and therefore these pins should not be left floating during Power-down when configured in this mode.

Figure 10-4. Open-drain Output








10.1.4 Push-pull Output

The push-pull output configuration has the same pull-down structure as both the open-drain and the quasi-bidirectional output modes, but provides a continuous strong pull-up when the port latch contains a logic "1". The push-pull mode may be used when more source current is needed from a port output. The push-pull port configuration is shown in Figure 10-5.

Figure 10-5. Push-pull Output



10.2 Port 2 Analog Functions

The AT89LP428/828 incorporates two analog comparators. In order to give the best analog performance and minimize power consumption, pins that are being used for analog functions must have both their digital outputs and inputs disabled. Digital outputs are disabled by putting the port pins into the input-only mode as described in "Port Configuration" on page 35. Digital inputs on P2.4, P2.5, P2.6 and P2.7 are disabled whenever an analog comparator is enabled by setting the CENA or CENB bits in ACSRA and ACSRB and that pin is configured for input-only mode. To use an analog input pin as a high-impedance digital input while a comparator is enabled, that pin should be configured in open-drain mode and the corresponding port register bit should be set to 1. The analog input pins will always default to input-only mode after reset regardless of the state of the Tristate-Port User Fuse.

If analog noise immunity is a concern, the P2.4–7 pins should not be used as high speed digital inputs or outputs while the comparators are enabled.

10.3 Port Read-Modify-Write

A read from a port will read either the state of the pins or the state of the port register depending on which instruction is used. Simple read instructions will always access the port pins directly. Read-modify-write instructions, which read a value, possibly modify it, and then write it back, will always access the port register. This includes bit write instructions such as CLR or SETB as they actually read the entire port, modify a single bit, then write the data back to the entire port. See Table 10-4 for a complete list of Read-modify-write instructions which may access the ports.

Mnemonic	Instruction	Example
ANL	Logical AND	ANL P1, A
ORL	Logical OR	ORL P1, A
XRL	Logical EX-OR	XRL P1, A
JBC	Jump if bit set and clear bit	JBC P3.0, LABEL
CPL	Complement bit	CPL P3.1
INC	Increment	INC P1
DEC	Decrement	DEC P3
DJNZ	Decrement and jump if not zero	DJNZ P3, LABEL
MOV PX.Y, C	Move carry to bit Y of Port X	MOV P1.0, C
CLR PX.Y	Clear bit Y of Port X	CLR P1.1
SETB PX.Y	Set bit Y of Port X	SETB P3.2

 Table 10-4.
 Port Read-Modify-Write Instructions

10.4 Port Alternate Functions

Most general-purpose digital I/O pins of the AT89LP428/828 share functionality with the various I/Os needed for the peripheral units. Table 10-6 lists the alternate functions of the port pins. Alternate functions are connected to the pins in a logic AND fashion. In order to enable the alternate function on a port pin, that pin must have a "1" in its corresponding port register bit, otherwise the input/output will always be "0". However, alternate functions may be temporarily forced to "0" by clearing the associated port bit, provided that the pin is not in input-only mode. Furthermore, each pin must be configured for the correct input/output mode as required by its peripheral before it may be used as such. Table 10-5 shows how to configure a generic pin for use with an alternate function.

PxM0.y	PxM1.y	Px.y	I/O Mode
0	0	1	Bidirectional (internal pull-up)
0	1	1	Output
1	0	х	Input
1	1	1	Bidirectional (external pull-up)

 Table 10-5.
 Alternate Function Configurations for Pin y of Port x





Table 10-6. Port Pin Alterna

	Configur	ation Bits	Alternate	
Port Pin	PxM0.y	PxM1.y	Function	Notes
D1 0	D1M0.0	D1M1 0	T2	
P1.0	P1M0.0	P1M1.0	GPI0	
D1 1	D1M0.1		T2EX	
P1.1	P1M0.1	P1M1.1	GPI1	
P1.2	P1M0.2	P1M1.2	GPI2	
P1.3	P1M0.3	P1M1.3	GPI3	
D1 4	D1M0.4		SS	
P1.4	P1M0.4	P1M1.4	GPI4	
			MOSI	
P1.5	P1M0.5	P1M1.5	GPI5	
D4 0	D4M0.0		MISO	
P1.6	P1M0.6	P1M1.6	GPI6	
D4 7	D4M0 7		SCK	
P1.7	P1M0.7	P1M1.7	GPI7	
P2.0	P2M0.0	P2M1.0	CCA	
P2.1	P2M0.1	P2M1.1	ССВ	
P2.2	P2M0.2	P2M1.2	CCC	
P2.3	P2M0.3	P2M1.3	CCD	
P2.4	P2M0.4	P2M1.4	AIN0	Input-only
P2.5	P2M0.5	P2M1.5	AIN1	Input-only
P2.6	P2M0.6	P2M1.6	AIN2	Input-only
P2.7	P2M0.7	P2M1.7	AIN3	Input-only
P3.0	P3M0.0	P3M1.0	RXD	
P3.1	P3M0.1	P3M1.1	TXD	
P3.2	P3M0.2	P3M1.2	INT0	
P3.3	P3M0.3	P3M1.3	INT1	
P3.4	P3M0.4	P3M1.4	Т0	
P3.5	P3M0.5	P3M1.5	T1	
P3.6	P3M0.5	P3M1.5	RST	RST must be disabled to use P3.6
P4.6	Not con	figurable	CMPA	Pin is tied to comparator output
P4.7	Not con	figurable	CMPB	Pin is tied to comparator output

AT89LP428/828

11. Enhanced Timer 0 and Timer 1 with PWM

The AT89LP428/828 has two 16-bit Timer/Counters, Timer 0 and Timer 1, with the following features:

- Two 16-bit timer/counters with 16-bit reload registers
- Two independent 8-bit precision PWM outputs with 8-bit prescalers
- UART or SPI baud rate generation using Timer 1
- Output pin toggle on timer overflow
- Split timer mode allows for three separate timers (two 8-bit, one 16-bit)
- · Gated modes allow timers to run/halt based on an external input

Timer 0 and Timer 1 have similar modes of operation. As timers, they increase every clock cycle by default. Thus, the registers count clock cycles. Since a clock cycle consists of one oscillator period, the count rate is equal to the oscillator frequency. The timer rate can be prescaled by a value between 1 and 16 using the Timer Prescaler (see Table 6-2 on page 23). Both Timers share the same prescaler.

As counters, the timer registers are incremented in response to a 1-to-0 transition at the corresponding input pins, T0 or T1. The external input is sampled every clock cycle. When the samples show a high in one cycle and a low in the next cycle, the count is incremented. The new count value appears in the register during the cycle following the one in which the transition was detected. Since 2 clock cycles are required to recognize a 1-to-0 transition, the maximum count rate is 1/2 of the oscillator frequency. There are no restrictions on the duty cycle of the input signal, but it should be held for at least one full clock cycle to ensure that a given level is sampled at least once before it changes.

Furthermore, the Timer or Counter functions for Timer 0 and Timer 1 have four operating modes: variable width timer, 16-bit auto-reload timer, 8-bit auto-reload timer, and split timer. The control bits C/T in the Special Function Register TMOD select the Timer or Counter function. The bit pairs (M1, M0) in TMOD select the operating modes.

Name	Address	Purpose	Bit-Addressable
TCON	88H	Control	Y
TMOD	89H	Mode	Ν
TL0	8AH	Timer 0 low-byte	Ν
TL1	8BH	Timer 1 low-byte	Ν
ТНО	8CH	Timer 0 high-byte	Ν
TH1	8DH	Timer 1 high-byte	Ν
TCONB	91H	Mode	Ν
RL0	92H	Timer 0 reload low-byte	Ν
RL1	93H	Timer 1 reload low-byte	Ν
RH0	94H	Timer 0 reload high-byte	Ν
RH1	95H	Timer 1 reload high-byte	Ν

 Table 11-1.
 Timer 0/1 Register Summary






11.1 Mode 0 – Variable Width Timer/Counter

Both Timers in Mode 0 are 8-bit Counters with a variable prescaler. The prescaler may vary from 1 to 8 bits depending on the PSC bits in TCONB, giving the timer a range of 9 to 16 bits. By default the timer is configured as a 13-bit timer compatible to Mode 0 in the standard 8051. Figure 11-1 shows the Mode 0 operation as it applies to Timer 1 in 13-bit mode. As the count rolls over from all "1"s to all "0"s, it sets the Timer interrupt flag TF1. The counter input is enabled to the Timer when TR1 = 1 and either GATE = 0 or $\overline{INT1}$ = 1. Setting GATE = 1 allows the Timer to be controlled by external input $\overline{INT1}$, to facilitate pulse width measurements. TR1 is a control bit in the Special Function Register TCON. GATE is in TMOD. The 13-bit register consists of all 8 bits of TH1 and the lower 5 bits of TL1. The upper 3 bits of TL1 are indeterminate and should be ignored. Setting the run flag (TR1) does not clear the registers.

Mode 0: Time-out Period = $\frac{256 \times 2^{PSC0 + 1}}{Oscillator Frequency} \times (TPS + 1)$

Note: RH1/RL1 are not required by Timer 1 during Mode 0 and may be used as temporary storage registers.







Mode 0 operation is the same for Timer 0 as for Timer 1, except that TR0, TF0 and INT0 replace the corresponding Timer 1 signals in Figure 11-1. There are two different GATE bits, one for Timer 1 (TMOD.7) and one for Timer 0 (TMOD.3).

11.2 Mode 1 – 16-bit Auto-Reload Timer/Counter

In Mode 1 the Timers are configured for 16-bit auto-reload. The Timer register is run with all 16 bits. The 16-bit reload value is stored in the high and low reload registers (RH1/RL1). The clock is applied to the combined high and low timer registers (TH1/TL1). As clock pulses are received, the timer counts up: 0000H, 0001H, 0002H, etc. An overflow occurs on the FFFFH-to-0000H transition, upon which the timer register is reloaded with the value from RH1/RL1 and the overflow flag bit in TCON is set. See Figure 11-2. The reload registers default to 0000H, which gives the full 16-bit timer period compatible with the standard 8051. Mode 1 operation is the same for Timer/Counter 0.

Mode 1: Time-out Period = $\frac{(65536 - \{RH0, RL0\})}{Oscillator Frequency} \times (TPS + 1)$





11.3 Mode 2 – 8-bit Auto-Reload Timer/Counter

Mode 2 configures the Timer register as an 8-bit Counter (TL1) with automatic reload, as shown in Figure 11-3. Overflow from TL1 not only sets TF1, but also reloads TL1 with the contents of TH1, which is preset by software. The reload leaves TH1 unchanged. Mode 2 operation is the same for Timer/Counter 0.

Mode 2: Time-out Period =
$$\frac{(256 - 1H0)}{\text{Oscillator Frequency}} \times (\text{TPS} + 1)$$




Figure 11-3. Timer/Counter 1 Mode 2: 8-bit Auto-reload

Note: RH1/RL1 are not required by Timer 1 during Mode 2 and may be used as temporary storage registers.







11.4 Mode 3 – 8-bit Split Timer

Timer 1 in Mode 3 simply holds its count. The effect is the same as setting TR1 = 0. Timer 0 in Mode 3 establishes TL0 and TH0 as two separate counters. The logic for Mode 3 on Timer 0 is shown in Figure 11-4. TL0 uses the Timer 0 control bits: C/T, GATE, TR0, INT0, and TF0. TH0 is locked into a timer function (counting clock cycles) and takes over the use of TR1 and TF1 from Timer 1. Thus, TH0 now controls the Timer 1 interrupt. While Timer 0 is in Mode 3, Timer 1 will still obey its settings in TMOD but cannot generate an interrupt.

Mode 3 is for applications requiring an extra 8-bit timer or counter. With Timer 0 in Mode 3, the AT89LP428/828 can appear to have three Timer/Counters. When Timer 0 is in Mode 3, Timer 1 can be turned on and off by switching it out of and into its own Mode 3. In this case, Timer 1 can still be used by the serial port as a baud rate generator or in any application not requiring an interrupt.





Note: RH0/RL0 are not required by Timer 0 during Mode 3 and may be used as temporary storage registers.

AT89LP428/828

Table 11-2. TCON – Timer/Counter Control Register

TCON	N = 88H Reset Value = 0000 0000B									
Bit Ad	Idressable									
	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0		
Bit	7	6	5	4	3	2	1	0		
Symbol	Function									
TF1	Timer 1 Overflow Flag. Set by hardware on Timer/Counter overflow. Cleared by hardware when the processor vectors to interrupt routine.									
TR1	Timer 1 Run	Control Bit. Se	t/cleared by s	oftware to turn	Timer/Counter	r on/off.				
TF0	Timer 0 Ove to interrupt re	rflow Flag. Set outine.	by hardware c	on Timer/Count	er overflow. Cl	eared by hardv	vare when the	processor vec	tors	
TR0	Timer 0 Run	Control Bit. Se	t/cleared by s	oftware to turn	Timer/Counter	r on/off.				
IE1	Interrupt 1 E	dge Flag. Set b	y hardware w	hen external in	terrupt edge d	etected. Cleare	ed when interru	pt processed.		
IT1	Interrupt 1 Ty	Interrupt 1 Type Control Bit. Set/cleared by software to specify falling edge/low level triggered external interrupts.								
IE0	Interrupt 0 E	dge Flag. Set b	y hardware w	hen external in	terrupt edge d	etected. Cleare	ed when interru	pt processed.		
IT0	Interrupt 0 Type Control Bit. Set/cleared by software to specify falling edge/low level triggered external interrupts.									





Table 11-3. TMOD – Timer/Counter Mode Control Register

TMOD A	ddress = 08	9H						Reset Value	= 0000 0000B				
Not Bit A	ddressable												
	GATE1	C/	T1	T1M1	T1M1 T1M0 GATE0 C/T0 T0M0 T0M1								
Bit	7	6	3	5	4	3	2	1	0				
Symbol	Functio	Function											
GATE1		Timer 1 Gating Control. When set. Timer/Counter 1 is enabled only while INT1 pin is high and TR1 control pin is set. When cleared, Timer 1 is enabled whenever TR1 control bit is set.											
C/T1	Timer or Counter Selector 1. Cleared for Timer operation (input from internal system clock). Set for Counter operation (input from T1 input pin). C/T1 must be zero when using Timer 1 in PWM mode.												
T1M1	Mode	T1M1	T1M0	Timer 1 O	peration								
T1M0	0	0	0	Variable 9	– 16-bit Timer	mode. 8-bit Tim	er/Counter TH	11 with TL1 as	I- to 8-bit prese	caler.			
	1	0	1			TH1 and TL1 a L1 each time it		o form a 16-bit ⁻	Fimer/Counter	that is			
	2	1	0	8-bit Auto-r	eload mode. 8	-bit Timer/Coun	ter TL1 is relo	aded from TH1	each time it ov	erflows.			
	3	1	1	Timer/Cou	nter 1 is stopp	ed							
GATE0		0			ner/Counter 0 i enever TR0 co	s enabled only natrol bit is set.	while INT0 pin	is high and TR	0 control pin is	set.			
C/T0						ation (input from sing Timer 0 in F		em clock). Set fo	or Counter ope	ration			
T0M1	Mode	T0M1	томо	Timer 0 O	peration								
T0M0	0	0	0	Variable 9	– 16-bit Timer	Mode. 8-bit Tim	er/Counter TH	10 with TL0 as ⁻	I- to 8-bit prese	caler.			
	1	0	1			TH0 and TL0 a L0 each time it		o form a 16-bit ⁻	Fimer/Counter	that is			
	2	1	0	8-bit Auto-r	eload mode. 8	-bit Timer/Coun	ter TL0 is relo	aded from TH0	each time it ov	erflows.			
	3	1	1			an 8-bit Timer/C only controlled			dard Timer 0 c	ontrol			

Table 11-4. TCONB – Timer/Counter Control Register B


TCONE	TCONB = 91H Reset Value = 0010 0100B									
Not Bit	Addressable									
	PWM1EN	PWM0EN	PSC12	PSC11	PSC10	PSC02	PSC01	PSC00		
Bit	7	6	5	4	3	2	1	0		
Symbol	Function									
PWM1EN	Configures T	imer 1 for Pulse	e Width Modu	lation output o	n T1 (P3.5).					
PWM0EN	Configures T	imer 0 for Pulse	e Width Modu	lation output o	n T0 (P3.4).					
PSC1 ₂₋₀	Prescaler for Timer 1 Mode 0. The number of active bits in TL1 equals PSC1 + 1. After reset PSC1 = 100B which enables 5 bits of TL1 for compatibility with the 13-bit Mode 0 in AT89S2051.									
PSC0 ₂₋₀	Prescaler for Timer 0 Mode 0. The number of active bits in TL0 equals PSC0 + 1. After reset PSC0 = 100B which enables 5 bits of TL0 for compatibility with the 13-bit Mode 0 in AT89C52.									

11.5 Pulse Width Modulation

On the AT89LP428/828, Timer 0 and Timer 1 may be independently configured as 8-bit asymmetrical (edge-aligned) pulse width modulators (PWM) by setting the PWM0EN or PWM1EN bits in TCONB, respectively. In PWM mode the generated waveform is output on the timer's input pin, T0 or T1. Therefore, C/Tx must be set to "0" when in PWM mode and the T0 (P3.4) and T1 (P3.5) must be configured in an output mode. The Timer Overflow Flags and Interrupts will continue to function while in PWM mode and Timer 1 may still generate the baud rate for the UART. The timer GATE function also works in PWM mode, allowing the output to be halted by an external input. Each PWM channel has four modes selected by the mode bits in TMOD.

An example waveform for Timer 0 in PWM mode 0 is shown in Figure 11-5. TH0 acts as an 8-bit counter while RH0 stores the 8-bit compare value. When TH0 is 00H the PWM output is set high. When the TH0 count reaches the value stored in RH0 the PWM output is set low. Therefore, the pulse width is proportional to the value in RH0. To prevent glitches, writes to RH0 only take effect on the FFH to 00H overflow of TH0. Setting RH0 to 00H will keep the PWM output low.











11.5.1 Mode 0 – 8-bit PWM with 8-bit Logarithmic Prescaler

In Mode 0, TLx acts as a logarithmic prescaler driving 8-bit counter THx (see Figure 11-6). The PSCx bits in TCONB control the prescaler value. On THx overflow, the duty cycle value in RHx is transferred to OCRx and the output pin is set high. When the count in THx matches OCRx, the output pin is cleared low. The following formulas give the output frequency and duty cycle for Timer 0 in PWM mode 0. Timer 1 in PWM mode 0 is identical to Timer 0.








11.5.2 Mode 1 – 8-bit PWM with 8-bit Linear Prescaler

In Mode 1, TLx provides linear prescaling with an 8-bit auto-reload from RLx (see Figure 11-7 on page 49). On TLx overflow, TLx is loaded with the value of RLx. THx acts as an 8-bit counter. On THx overflow, the duty cycle value in RHx is transferred to OCRx and the output pin is set high. When the count in THx matches OCRx, the output pin is cleared low. The following formulas give the output frequency and duty cycle for Timer 0 in PWM mode 1. Timer 1 in PWM mode 1 is identical to Timer 0.

Mode 1:
$$f_{OUT} = \frac{\text{Oscillator Frequency}}{256 \times (256 - \text{RL0})} \times \frac{1}{\text{TPS} + 1}$$
$$\text{Duty Cycle \%} = 100 \times \frac{\text{RH0}}{256}$$






11.5.3 Mode 2 – 8-bit Frequency Generator

Timer 0 in PWM mode 2 functions as an 8-bit Auto-reload timer, the same as normal Mode 2, with the exception that the output pin T0 is toggled at every TL0 overflow (see Figure 11-8 and Figure 11-9 on page 50). Timer 1 in PWM mode 2 is identical to Timer 0. PWM mode 2 can be used to output a square wave of varying frequency. THx acts as an 8-bit counter. The following formula gives the output frequency for Timer 0 in PWM mode 2.

Mode 2:
$$f_{OUT} = \frac{\text{Oscillator Frequency}}{2 \times (256 - \text{TH0})} \times \frac{1}{\text{TPS} + 1}$$

Figure 11-8. Timer/Counter 1 PWM Mode 2




Note: {RH0 & RL0}/{RH1 & RL1} are not required by Timer 0/Timer 1 during PWM mode 2 and may be used as temporary storage registers.



3654A-MICRO-8/09



Figure 11-9. PWM Mode 2 Waveform



11.5.4 Mode 3 – Split 8-bit PWM

Timer 1 in PWM mode 3 simply holds its count. The effect is the same as setting TR1 = 0. Timer 0 in PWM mode 3 establishes TL0 and TH0 as two separate PWM counters in a manner similar to normal mode 3. PWM mode 3 on Timer 0 is shown in Figure 11-10. Only the Timer Prescaler is available to change the output frequency during PWM mode 3. TL0 can use the Timer 0 control bits: GATE, TR0, INT0, PWM0EN and TF0. TH0 is locked into a timer function and uses TR1, PWM1EN and TF1. RL0 provides the duty cycle for TL0 and RH0 provides the duty cycle for TH0.


PWM mode 3 is for applications requiring a single PWM channel and two timers, or two PWM channels and an extra timer or counter. With Timer 0 in PWM mode 3, the AT89LP428/828 can appear to have three Timer/Counters. When Timer 0 is in PWM mode 3, Timer 1 can be turned on and off by switching it out of and into its own mode 3. In this case, Timer 1 can still be used by the serial port as a baud rate generator or in any application not requiring an interrupt. The following formulas give the output frequency and duty cycle for Timer 0 in PWM mode 3.

Mode 3: $f_{OUT} = \frac{\text{Oscillator Frequency}}{256} \times \frac{1}{\text{TPS} + 1}$

Mode 3, T0: Duty Cycle % = $100 \times \frac{\text{RL0}}{256}$ Mode 3, T1: Duty Cycle % = $100 \times \frac{\text{RH0}}{256}$

⁵⁰ **AT89LP428/828**









12. Enhanced Timer 2

The AT89LP428/828 includes a 16-bit Timer/Counter 2 with the following features:

- 16-bit timer/counter with one 16-bit reload/capture register
- One external reload/capture input
- Up/Down counting mode with external direction control
- UART baud rate generation
- Output-pin toggle on timer overflow
- Dual slope symmetric operating modes

Timer 2 is a 16-bit Timer/Counter that can operate as either a timer or an event counter. The type of operation is selected by bit $C/\overline{12}$ in the SFR T2CON. Timer 2 has three operating modes: capture, auto-reload (up or down counting), and baud rate generator. The modes are selected by bits in T2CON and T2MOD, as shown in Table 12-3. Timer 2 also serves as the time base for the Compare/Capture Array (see "Compare/Capture Array" on page 61).

Timer 2 consists of two 8-bit registers, TH2 and TL2. In the Timer function, the register is incremented every clock cycle. Since a clock cycle consists of one oscillator period, the count rate is equal to the oscillator frequency. The timer rate can be prescaled by a value between 1 and 16 using the Timer Prescaler (see Table 6-2 on page 23).

In the Counter function, the register is incremented in response to a 1-to-0 transition at its corresponding external input pin, T2. In this function, the external input is sampled every clock cycle. When the samples show a high in one cycle and a low in the next cycle, the count is incremented. The new count value appears in the register during the cycle following the one in which the transition was detected. Since two clock cycles are required to recognize a 1-to-0 transition, the maximum count rate is 1/2 of the oscillator frequency. To ensure that a given level is sampled at least once before it changes, the level should be held for at least one full clock cycle.

RCLK + TCLK	CP/RL2	DCEN	T2OE	TR2	Mode
0	0	0	0	1	16-bit Auto-reload
0	0	1	0	1	16-bit Auto-reload Up-down
0	1	Х	0	1	16-bit Capture
1	Х	Х	Х	1	Baud Rate Generator
х	х	Х	1	1	Frequency Generator
Х	х	Х	Х	0	(Off)

Table 12-1.Timer 2 Operating Modes

The following definitions for Timer 2 are used in the subsequent paragraphs:

Table 12-2. Timer 2 Definitions

Symbol	Definition
MIN	0000Н
MAX	FFFFH
BOTTOM	16-bit value of {RCAP2H,RCAP2L} (standard modes)
TOP	16-bit value of {RCAP2H,RCAP2L} (enhanced modes)

12.1 Timer 2 Registers

Control and status bits for Timer 2 are contained in registers T2CON (see Table 12-3) and T2MOD (see Table 12-4). The register pair {TH2, TL2} at addresses 0CDH and 0CCH are the 16-bit timer register for Timer 2. The register pair {RCAP2H, RCAP2L} at addresses 0CBH and 0CAH are the 16-bit Capture/Reload register for Timer 2 in capture and auto-reload modes.

Table 12-3. T2CON – Timer/Counter 2 Control Register

T2CON	Address = 0	ddress = 0C8H Reset Value = 0000 0000B								
Bit Addre	essable									
	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2		
Bit	7	6	5	4	3	2	1	0		
Symbol	Functio	n								
TF2	Timer 2 overflow flag set by a Timer 2 overflow and must be cleared by software. TF2 will not be set when either RCLK = 1 or TCLK = 1.									

EXF2	Timer 2 external flag set when either a capture or reload is caused by a negative transition on T2EX and EXEN2 = 1. When Timer 2 interrupt is enabled, $EXF2 = 1$ will cause the CPU to vector to the Timer 2 interrupt routine. $EXF2$ must be cleared by software. $EXF2$ does not cause an interrupt in up/down counter mode ($DCEN = 1$) or dual-slope mode.
RCLK	Receive Clock Enable. When set, causes the serial port to use Timer 2 overflow pulses for its receive clock in serial port Modes 1 and 3. RCLK = 0 causes Timer 1 overflows to be used for the receive clock.
TCLK	Transmit Clock Enable. When set, causes the serial port to use Timer 2 overflow pulses for its transmit clock in serial port Modes 1 and 3. TCLK = 0 causes Timer 1 overflows to be used for the transmit clock.
EXEN2	Timer 2 External Enable. When set, allows a capture or reload to occur as a result of a negative transition on T2EX if Timer 2 is not being used to clock the serial port. EXEN2 = 0 causes Timer 2 to ignore events at T2EX.
TR2	Start/Stop Control for Timer 2. TR2 = 1 starts the timer.
C/T2	Timer or Counter Select for Timer 2. $C/\overline{T2} = 0$ for timer function. $C/\overline{T2} = 1$ for external event counter (falling edge triggered).
CP/RL2	Capture/Reload Select. $CP/\overline{RL2} = 1$ causes captures to occur on negative transitions at T2EX if EXEN2 = 1. $CP/\overline{RL2} = 0$ causes automatic reloads to occur when Timer 2 overflows or negative transitions occur at T2EX when EXEN2 = 1. When either RCLK or TCLK = 1, this bit is ignored and the timer is forced to auto-reload on Timer 2 overflow.






Table 12-4. T2MOD – Timer 2 Mode Control Register

T2MOD A	Address = 00	C9H							Reset Value	= 0000 0000B	
Not Bit A	ddressable										
	PHSD	PHS2	Pł	HS1	PHS0	T2C	M1	T2CM0	T2OE	DCEN	
Bit	7	6		5	4	3		2	1	0	
Symbol	Function										
PHSD	CCA Phase Direction. For phase modes with 3 or 4 channels, PHSD determines the direction that the channels are cycled through. PHSD also determines the initial phase relationship for 2 phase modes.										
	PHSD	Direction									
	0	$A \!\rightarrow\!\! B \!\rightarrow\!$	A →B or	A→B	-→C -→A -→B -→C	; or	A→E	B →C →D →A –	»В →С →D		
	1 $B \rightarrow A \rightarrow B \rightarrow A$ or $C \rightarrow B \rightarrow A \rightarrow C \rightarrow B \rightarrow A$ or $D \rightarrow C \rightarrow B \rightarrow A \rightarrow D \rightarrow C \rightarrow B \rightarrow A$										
PHS [2 - 0]	CCA Phase Mode. PWM channels may be grouped by 2, 3 or 4 such that only one channel in a group produces a pulse in any one period. The PHS [2 - 0] bits may only be written when the timer is not active, i.e. TR2 = 0.										
	PHS2	PHS1	PHS0	Phase	e Mode						
	0	0	0	Disabl	Disabled, all channels active						
	0	0	1	2-pha	2-phase output on channels A & B						
	0	1	0	3-phase output on channels A, B & C							
	0	1	1	4-phase output on channels A, B, C & D							
	1	0	0	Dual 2	Dual 2-phase output on channels A & B and C & D						
	1	0	1	reserv	red						
	1	1	0	reserv	red						
	1	1	1	reserv	red						
T2CM	Timer 2 C	ount Mode									
[1 - 0]	T2CM1	T2CM0	Count Mo	de							
	0	0	Standard	Timer 2	(up count: BO	TTOM -	→MAX)			
	0	1	Clear on	RCAP c	ompare (up cou	unt: MIN	I →TOI	>)			
	1	0	Dual-slop	e with s	ingle update (up	o-down	count:	$MIN \to TOP -$	»MIN)		
	1	1	Dual-slop	e with d	ouble update (u	ıp-down	count:	$MIN \to TOP -$	→MIN)		
T2OE	Timer 2 O	utput Enab	le. When T	20E = 1	and $C/\overline{T}2 = 0$,	the T2 p	in will	toggle after eve	ery Timer 2 ove	erflow.	
DCEN					er 2 operates in on the state of		eload m	node and EXEN	I2 = 1, setting	DCEN = 1 will ca	use

12.2 Capture Mode

In the Capture mode, Timer 2 is a fixed 16-bit timer or counter that counts up from MIN to MAX. An overflow from MAX to MIN sets bit TF2 in T2CON. If EXEN2 = 1, a 1-to-0 transition at external input T2EX also causes the current value in TH2 and TL2 to be captured into RCAP2H and RCAP2L, respectively. In addition, the transition at T2EX causes bit EXF2 in T2CON to be set. The EXF2 and TF2 bits can generate an interrupt. Capture mode is illustrated in Figure 12-1. The Timer 2 overflow rate in Capture mode is given by the following equation:

Capture Mode: Time-out Period = $\frac{65536}{\text{Oscillator Frequency}} \times (\text{TPS} + 1)$



12.3 Auto-Reload Mode

Timer 2 can be programmed to count up or down when configured in its 16-bit auto-reload mode. This feature is invoked by the DCEN (Down Counter Enable) bit located in the SFR T2MOD (see Table 12-4). Upon reset, the DCEN bit is set to 0 so that timer 2 will default to count up. When DCEN is set, Timer 2 can count up or down, depending on the value of the T2EX pin. The overflow and reload values depend on the Timer 2 Count Mode bits, T2CM₁₋₀ in T2MOD. A summary of the Auto-reload behaviors is listed in Table 12-5.

 Table 12-5.
 Summary of Auto-reload Modes

T2CM ₁₋₀	DCEN	T2EX	Direction	Behavior	
00	0	Х	Up	BOTTOM	
00	1	0	Down	MAX BOTTOM underflow to MAX	
00	1	1	Up	BOTTOM	
01	0	Х	Up	MIN \rightarrow TOP reload to MIN	
01	1	0	Down	TOP →MIN underflow to TOP	
01	1	1	Up	$MIN \rightarrow TOP overflow \text{ to } MIN$	
10	Х	Х	Up-down	MIN \rightarrow TOP \rightarrow MIN and repeat	
11	х	х	Up-down	MIN \rightarrow TOP \rightarrow MIN and repeat	





12.3.1 Up Counter

Figure 12-2 shows Timer 2 automatically counting up when DCEN = 0 and $T2CM_{1-0} = 00B$. In this mode Timer 2 counts up to MAX and then sets the TF2 bit upon overflow. The overflow also causes the timer registers to be reloaded with BOTTOM, the 16-bit value in RCAP2H and RCAP2L. If EXEN2 = 1, a 16-bit reload can be triggered either by an overflow or by a 1-to-0 transition at external input T2EX. This transition also sets the EXF2 bit. Both the TF2 and EXF2 bits can generate an interrupt. The Timer 2 overflow rate for this mode is given in the following equation:

Auto-Reload Mode: DCEN = 0, T2CM = 00B Time-out Period = $\frac{65536 - \{RCAP2H, RCAP2L\}}{Oscillator Frequency} \times (TPS + 1)$

Timer 2 may also be configured to count from MIN to TOP instead of BOTTOM to MAX by setting $T2CM_{1-0} = 01B$. In this mode Timer 2 counts up to TOP, the 16-bit value in RCAP2H and RCAP2L and then overflows. The overflow sets TF2 and causes the timer registers to be reloaded with MIN. If EXEN2 = 1, a 1-to-0 transition on T2EX will clear the timer and set EXF2. The Timer 2 overflow rate for this mode is given in the following equation:

Auto-Reload Mode:	Time out Pariod -	$\frac{\{\text{RCAP2H}, \text{RCAP2L}\} + 1}{2} \times (\text{TPS} + 1)$
DCEN = 0, T2CM = 01B		Oscillator Frequency

Timer 2 Count Mode 1 is provided to support variable precision asymmetrical PWM in the CCA. The value of TOP stored in RCAP2H and RCAP2L is double-buffered such that a new TOP value takes affect only after an overflow. The behavior of Count Mode 0 versus Count Mode 1 is shown in Figure 12-3.




Figure 12-2. Timer 2 Diagram: Auto-reload Mode (DCEN = 0)

⁵⁶ **AT89LP428/828**





Figure 12-3. Timer 2 Waveform: Auto-reload Mode (DCEN = 0)

12.3.2 Up or Down Counter

Setting DCEN = 1 enables Timer 2 to count up or down, as shown in Figure 12-4. In this mode, the T2EX pin controls the direction of the count (if EXEN2 = 1). A logic 1 at T2EX makes Timer 2 count up. When T2CM₁₋₀ = 00B, the timer will overflow at MAX and set the TF2 bit. This overflow also causes BOTTOM, the 16-bit value in RCAP2H and RCAP2L, to be reloaded into the timer registers, TH2 and TL2, respectively. A logic 0 at T2EX makes Timer 2 count down. The timer underflows when TH2 and TL2 equal BOTTOM, the 16-bit value stored in RCAP2H and RCAP2L. The underflow sets the TF2 bit and causes MAX to be reloaded into the timer registers. The EXF2 bit toggles whenever Timer 2 overflows or underflows and can be used as a 17th bit of resolution. In this operating mode, EXF2 does not flag an interrupt.

When T2EX = 1 and T2CM₁₋₀ = 01B, the timer will overflow at TOP and set the TF2 bit. This overflow also causes MIN to be reloaded into the timer registers. A logic 0 at T2EX makes Timer 2 count down. The timer underflows when TH2 and TL2 equal MIN. The underflow sets the TF2 bit and causes TOP to be reloaded into the timer registers. The behavior of Count Mode 0 versus Count Mode 0 when DCEN is enabled is shown in Figure 12-5. EXF2 is not toggle in this mode.











The timer overflow/underflow rate for up-down counting mode is the same as for up counting mode, provided that the count direction does not change. Changes to the count direction may result in longer or shorter periods between time-outs.





12.3.3 Dual Slope Counter

When Timer 2 Auto-reload mode uses Count Mode 2 ($T2CM_{1-0} = 10B$) or Count Mode 3 ($T2CM_{1-0} = 11B$), the timer operates in a dual slope fashion. The timer counts up from MIN to TOP and then counts down from TOP to MIN, following a sawtooth waveform as shown in Figure 12-6. The EXF2 bit is set/cleared by hardware to reflect the current count direction (Up = 0 and Down = 1). The value of TOP stored in RCAP2H and RCAP2L is double-buffered such that a new TOP value takes affect only after an underflow. The only difference between Mode 2 and Mode 3 is when the interrupt flag is set. In Mode 2, TF2 is set once per count period when the timer underflows at MIN. In Mode 3, TF2 is set twice per count period, once when the timer overflows at TOP and once when the timer underflows at MIN. The interrupt service routine can check the EXF2 bit to determine if TF2 was set at TOP or MIN. These count modes are provided to support variable precision symmetrical PWM in the CCA. DCEN has no effect when using dual slope operation. The Timer 2 overflow rate for this mode is given in the following equation:

Auto-Reload Mode:
DCEN = 0, T2CM = 10B
Time-out Period =
$$\frac{\{RCAP2H, RCAP2L\} \times 2}{Oscillator Frequency} \times (TPS + 1)$$




Figure 12-6. Timer 2 Waveform: Dual Slope Modes

12.4 Baud Rate Generator

Timer 2 is selected as the baud rate generator by setting TCLK and/or RCLK in T2CON (Table 12-3 on page 53). Note that the baud rates for transmit and receive can be different if Timer 2 is used for the receiver or transmitter and Timer 1 is used for the other function. Setting RCLK and/or TCLK puts Timer 2 into its baud rate generator mode, as shown in Figure 12-7.

The baud rate generator mode is similar to the auto-reload mode, in that a rollover in TH2 causes the Timer 2 registers to be reloaded with the 16-bit value in registers RCAP2H and RCAP2L, which are preset by software.

The baud rates in UART modes 1 and 3 are determined by Timer 2's overflow rate according to the following equation.

Modes 1 and 3 Baud Rates =
$$\frac{\text{Timer 2 Overflow Rate}}{16}$$

The Timer can be configured for either timer or counter operation. In most applications, it is configured for timer operation ($CP/\overline{T2} = 0$). The baud rate formulas are given below


$$T2CM = 00B \qquad \begin{array}{l} Modes \ 1, \ 3 \\ Baud \ Rate \end{array} = \frac{Oscillator \ Frequency}{16 \times (TPS + 1) \times [65536 - (RCAP2H, RCAP2L)]} \\ T2CM = 01B \qquad \begin{array}{l} Modes \ 1, \ 3 \\ Baud \ Rate \end{array} = \frac{Oscillator \ Frequency}{16 \times (TPS + 1) \times [(RCAP2H, RCAP2L) + 1]} \end{array}$$


where (RCAP2H, RCAP2L) is the content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.





Timer 2 as a baud rate generator is shown in Figure 12-7. This figure is valid only if RCLK or TCLK = 1 in T2CON. Note that a rollover in TH2 does not set TF2 and will not generate an interrupt. Note too, that if EXEN2 is set, a 1-to-0 transition in T2EX will set EXF2 but will not cause a reload from (RCAP2H, RCAP2L) to (TH2, TL2). Thus when Timer 2 is in use as a baud rate generator, T2EX can be used as an extra external interrupt. Also note that the Baud Rate and Frequency Generator modes may be used simultaneously.






12.5 Frequency Generator (Programmable Clock Out)


Timer 2 can generate a 50% duty cycle clock on T2 (P1.0), as shown in Figure 12-8. This pin, besides being a regular I/O pin, has two alternate functions. It can be programmed to input the external clock for Timer/Counter 2 or to toggle its output at every timer overflow. To configure the Timer/Counter 2 as a clock generator, bit C/T2 (T2CON.1) must be cleared and bit T2OE (T2MOD.1) must be set. Bit TR2 (T2CON.2) starts and stops the timer.

The clock-out frequency depends on the oscillator frequency and the reload value of Timer 2 capture registers (RCAP2H, RCAP2L), as shown in the following equations.

T2CM = 00B Clock Out Frequency = $\frac{\text{Oscillator Frequency}}{2 \times [65536 - (\text{RCAP2H}, \text{RCAP2L})]} \times \frac{1}{\text{TPS} + 1}$ T2CM = 01B Clock Out Frequency = $\frac{\text{Oscillator Frequency}}{2 \times [(\text{RCAP2H}, \text{RCAP2L}) + 1]} \times \frac{1}{\text{TPS} + 1}$

In the frequency generator mode, Timer 2 roll-overs will not generate an interrupt. This behavior is similar to when Timer 2 is used as a baud-rate generator. It is possible to use Timer 2 as a baud-rate generator and a clock generator simultaneously. Note, however, that the baud-rate and clock-out frequencies cannot be determined independently from one another since they both use RCAP2H and RCAP2L.





13. Compare/Capture Array

The AT89LP428/828 includes a four channel Compare/Capture Array (CCA) that performs a variety of timing operations including input event capture, output compare waveform generation and pulse width modulation (PWM). Timer 2 serves as the time base for the four 16-bit compare/capture modules. The CCA has the following features:

- Four 16-bit Compare/Capture channels
- · Common time base provided by Timer 2
- Selectable external and internal capture events including pin change, timer overflow and comparator output change
- · Symmetric/Asymmetric PWM with selectable polarity
- Multi-phasic PWM outputs
- · One interrupt flag per channel with a common interrupt vector

The block diagram of the CCA is given in Figure 13-1. Each channel consists of an 8-bit control register and a 16-bit data register. The channel registers are not directly accessible. The CCA address register T2CCA provides an index into the array. The control, data low and data high bytes of the currently indexed channel are accessed through the T2CCC, T2CCL and T2CCH registers, respectively.

Each channel can be individually configured for capture or compare mode. Capture mode is the default setting. During capture mode, the current value of the time base is copied into the channel's data register when the specified external or internal event occurs. An interrupt flag is set at the same time and the time base may be optionally cleared. To enable compare mode, the CCMx bit in the channel's control register (CCCx) should be set to 1. In compare mode an interrupt flag is set and an output pin is optionally toggled when the value of the time base matches the value of the channel's data register. The time base may also be optionally cleared on a compare mote.





Timer 2 must be running (TR2 = 1) in order to perform captures or compares with the CCA. However, when TR2 = 0 the external capture events will still set their associated flags and may be used as additional external interrupts.




Figure 13-1. Compare/Capture Array Block Diagram

13.1 CCA Registers

The Compare/Capture Array has five Special Function Registers: T2CCA, T2CCC, T2CCL, T2CCH and T2CCF. The T2CCF register contains the interrupt flags for each CCA channel. The CCA interrupt is a logic OR of the bits in T2CCF. The flags are set by hardware when a compare/capture event occurs on the relevant channel and must be cleared by software. The T2CCF bits will only generate an interrupt when the ECC bit (IE2.1) is set and the CIEN*x* bit in the associated channel's CCC*x* register is set.

The T2CCC, T2CCL and T2CCH register locations are not true SFRs. These locations represent access points to the contents of the array. Writes/reads to/from the T2CCC, T2CCL and T2CCH locations will access the control, data low and data high bytes of the CCA channel currently selected by the index in T2CCA. Channels currently not indexed by T2CCA are not accessible.

When writing to T2CCH, the value is stored in a shadow register. When T2CCL is written, the 16-bit value formed by the contents of T2CCL and the T2CCH shadow is written into the array. Therefore, T2CCH must be written prior to writing T2CCL. All four channels use the same T2CCH shadow register. If the value of T2CCH remains constant for multiple writes, there is no need to update T2CCH between T2CCL writes. Every write to T2CCL will use the last value of T2CCH for the upper data byte. It is not possible to write to the data register of a channel configured for capture mode.

The configuration bits for each channel are stored in the CCC*x* registers accessible through T2CCC. See Table 13-4 on page 64 for a description of the CCC*x* register.

AT89LP428/828

Table 13-1. T2CCA – Timer/Counter 2 Compare/Capture Address

T2CCA Address = 0D1H Reset Value = xxxx xx00B									
Not Bit Addressable									
	T2CCA.1 T2CCA.0								
Bit	7 6 5 4 3 2 1 0								
Sumbol									

Symbol	Function							
	Compare/Capture Address. Selects which CCA channel is currently accessible through the T2CCH, T2CCL and T2CCC registers. Only one channel may be accessed at a time.							
	T2CCA1	T2CCA0	Channel					
T2CCA	0	0	A – T2CCH, T2CCL and T2CCC access data and control for Channel A					
[1 - 0]	0	1	B – T2CCH, T2CCL and T2CCC access data and control for Channel B					
	1	0	C – T2CCH, T2CCL and T2CCC access data and control for Channel C					
	1	1	D – T2CCH, T2CCL and T2CCC access data and control for Channel D					

Table 13-2. T2CCH – Timer/Counter 2 Compare/Capture Data High

T2CCH Address = 0D2H Reset Value = 0000 0000B										
Not Bit Addressable										
	T2CCD.15 T2CCD.14 T2CCD.13 T2CCD.12 T2CCD.11 T2CCD.10 T2CCD.9 T2CCD.8									
Bit	7	7 6 5 4 3 2 1 0								
Symbol Function										
T2CC [15 - 8	Compare/Capture Data (High Byte). Reads from T2CCH will return the high byte from the CCA channel currently selected by T2CCA. The high byte of the selected CCA channel will be updated with the contents of T2CCH when									

Note: All writes/reads to/from T2CCH will access channel *X* as currently selected by T2CCA. The data registers for the remaining unselected channels are not accessible.

Table 13-3.	T2CCL – Timer/Counter 2 Compare/Capture Data Low
-------------	--

T2CCC Address = 0D3H Reset Value = 0000 0000B									
Not Bit Addressable									
	T2CCD.7	T2CCD.6	T2CCD.5	T2CCD.4	T2CCD.3	T2CCD.2	T2CCD.1	T2CCD.0	
Bit	7	7 6 5 4 3 2		1	0				
Symbol Function									
T2CCI [7 - 0]		ompare/Capture Data (Low Byte). Reads from T2CCL will return the low byte from the CCA channel currently selected / T2CCA. Writes to T2CCL will update the selected CCA channel with the 16-bit contents of T2CCH and T2CCL.							

Note: All writes/reads to/from T2CCL will access channel *X* as currently selected by T2CCA.The data registers for the remaining unselected channels are not accessible.





Table 13-4. T2CCC – Timer/Counter 2 Compare/Capture Control

T2CCC A	ddress = 0D	94H					Reset Value :	= 00X0 0000B		
Not Bit A	ddressable				1	1				
	CIENx	CDIR <i>x</i>	-	CTC <i>x</i>	CCM <i>x</i>	C <i>x</i> M2	C <i>x</i> M1	С <i>х</i> М0		
Bit	7	6	5	4	3	2	1	0		
Symbol	Functio	n								
CIEN <i>x</i>				en set, channel X s i upts from channel X .		CF <i>x</i> in T2CCF,	will generate ar	n interrupt when		
CDIR <i>x</i>		Channel X Capture Direction. In dual-slope modes, a compare/capture event on channel X will store the current count direction into CDIRx. Up-counting = 0 and down-counting = 1. Modifying this bit has no effect.								
CTC <i>x</i>				re of Channel X. Wh nel X. When cleared				be cleared by a	ι	
CCM <i>x</i>		I X Compare/ tes in capture		ode. When CCM <i>x</i> =	1, channel <i>X</i> op	erates in compa	are mode. Whe	n CCM $x = 0$, cha	anne	
CxM	Channe	I X Mode. Se	lects the ou	utput/input events for	compare/captu	re channel X.			_	
[2 - 0]	С <i>х</i> М2	C <i>x</i> M1	С <i>х</i> М0	Capture Event (C	CM <i>x</i> = 0)					
	0	0	0	Disabled						
	0	0	1	Trigger on negative edge of CCx pin						
	0	1	0	Trigger on positive edge of CC <i>x</i> pin						
	0	1	1	Trigger on either edge of CCx pin						
	1	0	0	Trigger on Timer 0 overflow						
	1	0	1	Trigger on Timer 1	overflow					
	1	1	0	Trigger on Analog	Comparator A I	Event ⁽²⁾				
	1	1	1	Trigger on Analog	Comparator B I	Event ⁽³⁾				
	С <i>х</i> М2	C <i>x</i> M1	С <i>х</i> М0	Compare Action	(CCM <i>x</i> = 1)					
	0	0	0	Output disabled (in	nterrupt only)					
	0	0	1	Set CC <i>x</i> pin on co	mpare match					
	0	1	0	Clear CC <i>x</i> pin on a	compare match					
	0	1	1	Toggle CC <i>x</i> pin on compare match						
	1	0	0	Inverting Pulse Wi	dth Modulation	4)				
	1	0	1	Non-inverting Puls	e Width Modula	ation ⁽⁴⁾				
	1	1	0	Reserved						
	1	1	1	Reserved						

Notes: 1. All writes/reads to/from T2CCC will access channel X as currently selected by T2CCA. The control registers for the remaining unselected channels are not accessible.

2. Analog Comparator A events are determined by the CMA_{2-0} bits in ACSRA. See Table 18-1 on page 102.

3. Analog Comparator B events are determined by the CMB₂₋₀ bits in ACSRB. See Table 18-2 on page 103.

4. Asymmetrical versus Symmetrical PWM is determined by the Timer 2 Count Mode. See "Pulse Width Modulation Mode" on page 68.

Table 13-5. T2CCF - Timer/Counter 2 Compare/Capture Flags


T2CCF Address = 0D5HReset Value = XXXX 0000B									
Not Bit Addressable									
	_	_	_	_	CCFD	CCFC	CCFB	CCFA	
Bit	7	6	5	4	3	2	1	0	
Symbol Function									
	Channe	D Compare/C	anturo Interrunt	Elag Set by a	compare/captu	re event on cha	nnol D. Mustha	cleared by softwa	

CCFD	Channel D Compare/Capture Interrupt Flag. Set by a compare/capture event on channel D. Must be cleared by software. CCFD will generate an interrupt when CIEND = 1 and ECC = 1.
CCFC	Channel C Compare/Capture Interrupt Flag. Set by a compare/capture event on channel C. Must be cleared by software. CCFC will generate an interrupt when CIENC = 1 and ECC = 1.
CCFB	Channel B Compare/Capture Interrupt Flag. Set by a compare/capture event on channel B. Must be cleared by software. CCFB will generate an interrupt when CIENB = 1 and ECC = 1.
CCFA	Channel A Compare/Capture Interrupt Flag. Set by a compare/capture event on channel A. Must be cleared by software. CCFA will generate an interrupt when CIENA = 1 and ECC = 1.

13.2 Input Capture Mode

The Compare/Capture Array provides a variety of capture modes suitable for time-stamping events or performing measurements of pulse width, frequency, slope, etc. The CCA channels are configured for capture mode by clearing the CCM*x* bit in the associated CCC*x* register to 0. Each time a capture event occurs, the contents of Timer 2 (TH2 and TL2) are transferred to the 16-bit data register of the corresponding channel, and the channel's interrupt flag CCF*x* is set in T2CCF. Optionally, the capture event may also clear Timer 2 to 0000H by setting the CTC*x* bit in CCC*x*. The capture event is defined by the C*x*M₂₋₀ bits in CCC*x* and may be either externally or internally generated. A diagram of a CCA channel in capture mode is shown in Figure 13-2.









Each CCA channel has an associated external capture input pin: CCA (P2.0), CCB (P2.1), CCC (P2.2) and CCD (P2.3). External capture events are always edge-triggered and can be selected to occur at a negative edge, positive edge, or both (toggle). Capture inputs are sampled every clock cycle and a new value must be held for at least 2 clock cycles to be correctly sampled by the device. The maximum achievable capture rate will be determined by how fast the software can retrieve the captured data. There is no protection against capture events overrunning the data register.

Capture events may also be triggered internally by the overflows of Timer 0 or Timer 1, or by an event from the dual analog comparators. Any comparator event which can generate a comparator interrupt may also be used as a capture event. However, Timer 2 should not be selected as the comparator clock source when using the comparator as the capture trigger.

13.2.1 Timer 2 Operation for Capture Mode

Capture channels are intended to work with Timer 2 in capture mode $CP/\overline{RL2} = 1$. Captures can still occur when Timer 2 operates in other modes; however, the full 16-bit count range may not be available. The TF2 flag can be used to determine if the timer overflowed before the capture occurred. If the timer is operating in dual-slope mode ($CP/\overline{RL2} = 0$, $T2CM_{1-0} = 1xB$), the count direction (Up = 0 and Down = 1) at the time of the event will be captured into the channel's CDIR*x* bit in CCC*x*. CTC*x* must be cleared to 0 for all channels if Timer 2 is operating in Baud Rate mode or errors may occur in the serial communication.

13.3 Output Compare Mode

The Compare/Capture Array provides a variety of compare modes suitable for event timing or waveform generation. The CCA channels are configured for compare mode by setting the CCM*x* bit in the associated CCC*x* register to 1. A compare event occurs when the 16-bit contents of a channel's data register match the contents of Timer 2 (TH2 and TL2). The compare event also sets the channel's interrupt flag CCF*x* in T2CCF and may optionally clear Timer 2 to 0000H if the CTC*x* bit in CCC*x* is set. A diagram of a CCA channel in compare mode is shown in Figure 13-3.




Figure 13-3. CCA Compare Mode Diagram

66 AT89LP428/828 I

13.3.1 Waveform Generation


Each CCA channel has an associated external compare output pin: CCA (P2.0), CCB (P2.1), CCC (P2.2) and CCD (P2.3). The CxM_{2-0} bits in CCCx determine what action is taken when a compare event occurs. The output pin may be set to 1, cleared to 0 or toggled. Output actions take place even if the interrupt is disabled; however, the associated I/O pin must be set to the desired output mode before the compare event occurs. The state of the compare outputs are initialized to 1 by reset.

Multiple compare events per channel can occur within a single time period, provided that the software has time to update the compare value before the timer reaches the next compare point. In this case other interrupts should be disabled or the CCA interrupt given a higher priority in order to ensure that the interrupt is serviced in time.

A wide range of waveform generation configurations are possible using the various operating modes of Timer 2 and the CCA. Some example configurations are detailed below. Pulse width modulation is a special case of output compare. See "Pulse Width Modulation Mode" on page 68 for more details of PWM operation.

13.3.1.1 Normal Mode

The simplest waveform mode is when $CP/\overline{RL2} = 0$ and $T2CM\overline{1-0} = 01B$. In this mode the frequency of the output is determined by the TOP value stored in RCAP2L and RCAP2H and output edges occur at fractions of the timer period. Figure 13-4 shows an example of outputting two waveforms of the same frequency but different phase by using the toggle on match action. More complex waveforms are achieved by changing the TOP value and the compare values more frequently.







13.3.1.2 Clear-Timer-on-Compare Mode

Clear-Timer-on-Compare (CTC) mode occurs when the CTC*x* bit of a compare channel is set to one. CTC mode works best when Timer 2 is in capture mode (CP/ $\overline{\text{RL2}}$ = 1) to allow the full range of compare values. In CTC mode, the compare value defines the interval between output events because the timer is cleared after every compare match. Figure 13-5 shows an example waveform using the toggle on match action in CTC mode.











13.3.1.3 Dual-Slope Mode

The dual-slope mode occurs when $CP/\overline{RL2} = 0$ and $T2CM_{1-0} = 1xB$. In this mode the frequency of the output is determined by the TOP value stored in RCAP2L and RCAP2H and output edges occur at fractions of the timer period on both the up and down count. Figure 13-6 shows an example of outputting two symmetrical waveforms using the toggle on match action. More complex waveforms are achieved by changing the TOP value and the compare values more frequently.





13.3.2 Timer 2 Operation for Compare Mode

Compare channels will work with any Timer 2 operating mode. The full 16-bit compare range may not be available in all modes. In order for a compare output action to take place, the compare values must be within the counting range of Timer 2. CTC*x* must be cleared to 0 for all channels if Timer 2 is operating in Baud Rate mode or errors may occur in the serial communication.

13.4 Pulse Width Modulation Mode

In Pulse Width Modulation (PWM) mode, a compare channel can output a square wave with programmable frequency and duty cycle. Setting CCMx = 1 and $CxM_{2-0} = 10xB$ enables PWM mode. PWM mode is similar to Output Compare mode except that the compare value is doublebuffered. A diagram of a CCA channel in PWM mode is shown in Figure 13-7. The PWM polarity is selectable between inverting and non-inverting modes. PWM is intended for use with Timer 2 in Auto-reload mode (CP/RL2 = 0, DCEN = 0) using count modes 1, 2 or 3. The PWM can operate in asymmetric (edge-aligned) or symmetric (center-aligned) mode depending on the T2CM selection. The CCA PWM has variable precision from 2 to 16 bits. A trade-off between frequency

and precision is made by changing the TOP value of the timer. The CCA PWM always uses the greatest precision allowable for the selected output frequency, as compared to Timer 0 and 1 whose PWMs are fixed at 8-bit precision regardless of frequency.




Figure 13-7. CCA PWM Mode Diagram

13.4.1 Asymmetrical PWM

For Asymmetrical PWM, Timer 2 should be configured for Auto-reload mode and Count Mode 1 (CP/RL2 = 0, DCEN = 0, T2CM1-0 = 01B). Asymmetrical PWM uses single slope operation as shown in Figure 13-8. The timer counts up from BOTTOM to TOP and then restarts from BOT-TOM. In non-inverting mode, the output CCx is set on the compare match between Timer 2 (TL2, TH2) and the channel data register (CCxL, CCxH), and cleared at BOTTOM. In inverting mode, the output CCx is cleared on the compare match between Timer 2 and the data register, and set at BOTTOM. The resulting asymmetrical output waveform is left-edge aligned.

The TOP value in RCAP2L and RCAP2H is double buffered such that the output frequency is only updated at the TOP to BOTTOM overflow. The channel data register (CCxL, CCxH) is also double-buffered such that the duty cycle is only updated at the TOP to BOTTOM overflow to prevent glitches. The output frequency and duty cycle for asymmetrical PWM are given by the following equations:

> Oscillator Frequency $f_{OUT} = \frac{1}{\{\text{RCAP2H RCAP2L}\} + 1}$ $Duty \ Cycle \ = \ 100\% \times \ \frac{\{CCxH, CCxL\}}{\{RCAP2H, RCAP2L\} + 1}$ Inverting: Duty Cycle = $100\% \times \frac{\{RCAP2H, RCAP2L\} - \{CCxH, CCxL\} + 1\}}{(RCAP2L)}$ Non-Inverting: {RCAP2H, RCAP2L} + 1

The extreme compare values represent special cases when generating a PWM waveform. If the compare value is set equal to (or greater than) TOP, the output will remain low or high for noninverting and inverting modes, respectively. If the compare value is set to BOTTOM (0000H), the output will remain high or low for non-inverting and inverting modes, respectively.








Figure 13-8. Asymmetrical (Edge-Aligned) PWM

13.4.2 Symmetrical PWM

For Symmetrical PWM, Timer 2 should be configured for Auto-reload mode and Count Mode 2 or 3 (CP/RL2 = 0, DCEN = 0, T2CM1-0 = 1xB). Symmetrical PWM uses dual-slope operation as shown in Figure 13-9. The timer counts up from MIN to TOP and then counts down from TOP to MIN. The timer is equal to TOP for exactly one clock cycle. In non-inverting mode, the output CCx is cleared on the up-count compare match between Timer 2 (TL2, TH2) and the channel data register (CCxL, CCxH), and set at the down-count compare match. In inverting mode, the output CCx is set on the up-count compare match between Timer 2 and the data register, and cleared at the down-count compare match. The resulting symmetrical PWM output waveform is center-aligned around the timer equal to TOP point. Symmetrical PWM may be used to generate non-overlapping waveforms.

The TOP value in RCAP2L and RCAP2H is double buffered such that the output frequency is only updated at the underflow. The channel data register (CCxL, CCxH) is also double-buffered to prevent glitches. The output frequency and duty cycle for symmetrical PWM are given by the following equations:

 $f_{OUT} = \frac{\text{Oscillator Frequency}}{2 \times \{\text{RCAP2H, RCAP2L}\}} \times \frac{1}{\text{TPS} + 1}$ Non-Inverting: Duty Cycle = $100\% \times \frac{\{\text{CCxH, CCxL}\}}{\{\text{RCAP2H, RCAP2L}\}}$ Inverting: Duty Cycle = $100\% \times \frac{\{\text{RCAP2H, RCAP2L}\} - \{\text{CCxH, CCxL}\}}{\{\text{RCAP2H, RCAP2L}\}}$

The extreme compare values represent special cases when generating a PWM waveform. If the compare value is set equal to (or greater than) TOP, the output will remain high or low for non-inverting and inverting modes, respectively. If the compare value is set to MIN (0000H), the output will remain low or high for non-inverting and inverting modes, respectively.





Figure 13-9. Non-overlapping Waveforms Using Symmetrical PWM


13.4.2.1 Phase and Frequency Correct PWM

When $T2CM_{1-0} = 10B$, the Symmetrical PWM operates in phase and frequency correct mode. In this mode the compare value double buffer is only updated when the timer equals MIN (underflow). This guarantees that the resulting waveform is always symmetrical around the TOP value as shown in Figure 13-10 because the up and down count compare values are identical. The TF2 interrupt flag is only set at underflow.

13.4.2.2 Phase Correct PWM


When $T2CM_{1-0} = 11B$, the Symmetrical PWM operates in phase correct mode. In this mode the compare value double buffer is updated when the timer equals MIN (underflow) and TOP (overflow). The resulting waveform may not be completely symmetrical around the TOP value as shown in Figure 13-11 because the up and down count compare values may not be identical. However, this allows the pulses to be weighted toward one edge or another. The TF2 interrupt flag is set at both underflow and overflow.














13.4.3 Multi-Phasic PWM

The PWM channels may be configured to provide multi-phasic alternating outputs by the PHS₂₋₀ bits in T2MOD. The AT89LP428/828 provides 1 out of 2, 1 out of 3, 1 out of 4 and 2 out of 4 phase modes (see Table 13-6). In Multi-phasic mode, the PWM outputs on CCA, CCB, CCC and CCD are connected to a one-hot shift register that selectively enables and disables the outputs (see Figure 13-12). Compare points on disabled channels are blocked from toggling the output as if the compare value was set equal to TOP. The PHSD bit in T2MOD controls the direction of the shift register. Example waveforms are shown in Figure 13-13 on page 73. In order to use multi-phasic PWM, the associated channels must be configured for PWM operation. Non-PWM channels are not affected by multi-phasic operation. However, their locations in the shift register are maintained such that some periods in the PWM outputs may not have any pulses as shown in Figure 13-14.

The PHS_{2-0} bits may only be modified when the timer is not operational (TR2 = 0). Updates to PHSD are allowed at any time. Note that channels C and D in 1:2 phase mode and channel D in 1:3 phase mode operate normally.

		Behavior				
PHS ₂₋₀	Mode	PHSD = 0	PHSD = 1			
000	Off	Normal Operation (all channels active at all times)				
001	1:2	$A \rightarrow\!$	B →A →B →A			
010	1:3	$A \rightarrow\!$	C B A C B A			
011	1:4	$A \rightarrow\!$	$D \rightarrow C \rightarrow B \rightarrow A \rightarrow D \rightarrow C \rightarrow B \rightarrow A$			
100	2:4	$\begin{array}{c} A \longrightarrow B \longrightarrow A \longrightarrow B \\ C \longrightarrow D \longrightarrow C \longrightarrow D \end{array}$	$ \begin{array}{c} B \rightarrow A \rightarrow B \rightarrow A \\ D \rightarrow C \rightarrow D \rightarrow C \end{array} $			

Table 13-6. Summary of Multi-Phasic Modes

AT89LP428/828

Figure 13-12. Multi-Phasic PWM Output Stage




Figure 13-13. Multi-Phasic PWM Modes









Figure 13-14. Three-Phase Mode with Channel B Disabled



14. External Interrupts

The INTO (P3.2) and INT1 (P3.3) pins of the AT89LP428/828 may be used as external interrupt sources. The external interrupts can be programmed to be level-activated or transition-activated by setting or clearing bit IT1 or IT0 in Register TCON. If ITx = 0, external interrupt x is triggered by a detected low at the \overline{INTx} pin. If ITx = 1, external interrupt x is edge-triggered. In this mode if successive samples of the INTx pin show a high in one cycle and a low in the next cycle, interrupt request flag IEx in TCON is set. Flag bit IEx then requests the interrupt. Since the external interrupt pins are sampled once each clock cycle, an input high or low should hold for at least 2 oscillator periods to ensure sampling. If the external interrupt is transition-activated, the external source has to hold the request pin high for at least two clock cycles, and then hold it low for at least two clock cycles to ensure that the transition is seen so that interrupt request flag IEx will be set. IEx will be automatically cleared by the CPU when the service routine is called if generated in edge-triggered mode. If the external interrupt is level-activated, the external source has to hold the request active until the requested interrupt is actually generated. Then the external source must deactivate the request before the interrupt service routine is completed, or else another interrupt will be generated. Both INTO and INT1 may wake up the device from the Power-down state.


15. General-purpose Interrupts

The GPI function provides 8 configurable external interrupts on Port 1. Each port pin can detect high/low levels or positive/negative edges. The GPIEN register select which bits of Port 1 are enabled to generate an interrupt. The GPMOD and GPLS registers determine the mode for each individual pin. GPMOD selects between level-sensitive and edge-triggered mode. GPLS selects between high/low in level mode and positive/negative in edge mode. A block diagram is shown in Figure 15-1. The pins of Port 1 are sampled every clock cycle. In level-sensitive mode, a valid level must appear in two successive samples before generating the interrupt. In edge-triggered mode, a transition will be detected if the value changes from one sample to the next. When an interrupt condition on a pin is detected, and that pin is enabled, the appropriate flag in the GPIF register is set. The flags in GPIF must be cleared by software. Any GPI interrupt may wake up the device from the Power-down state.

74 AT89LP428/828

AT89LP428/828

Figure 15-1. GPI Block Diagram



GPMO	D = 9AH						Reset Value =	= 0000 0000B
Not Bit	Addressable							
	GPMOD7	GPMOD6	GPMOD5	GPMOD4	GPMOD3	GPMOD2	GPMOD1	GPMOD0
Bit	7	6	5	4	3	2	1	0
	GPMOD.x		sitive interrupt gered interrupt					





Table 15-2.	GPLS – General-purpose Interrupt Level Select Register

Not Bit Add	dressable							
	GPLS7	GPLS6	GPLS5	GPLS4	GPLS3	GPLS2	GPLS1	GPLS0
Bit	7	6	5	4	3	2	1	0
G	GPMOD.x	0 = detect lo	w level or nega	itive edge on P	91.x			
		1 = detect high	gh level or pos	itive edge on P	91.x			

Table 15-3. GPIEN – General-purpose Interrupt Enable Register

GPIEN	= 9CH						Reset Value =	= 0000 0000B
Not Bit	Addressable							
	GPIEN7	GPIEN6	GPIEN5	GPIEN4	GPIEN3	GPIEN2	GPIEN1	GPIEN0
Bit	7	6	5	4	3	2	1	0
	GPIEN.x	0 = interrupt	for P1.x disabl	ed				
1 = interrupt for P1.x enabled								

Table 15-4. GPIF – General-purpose Interrupt Flag Register

GPIF =	9DH						Reset Value =	= 0000 0000E
Not Bit	Addressable							
	GPIF7	GPIF6	GPIF5	GPIF4	GPIF3	GPIF2	GPIF1	GPIF0
Bit	7	6	5	4	3	2	1	0
	<u></u>							
		0 interrupt	on D1 v incetiv	· •				
	GPIF.x	0 = interrupt	on P1.x inactiv	/e				

16. Serial Interface (UART)

The serial interface on the AT89LP428/828 implements a Universal Asynchronous Receiver/Transmitter (UART). The UART has the following features:

- Full-duplex Operation
- 8 or 9 Data Bits
- Framing Error Detection
- Multiprocessor Communication Mode with Automatic Address Recognition
- Baud Rate Generator Using Timer 1 or Timer 2
- Interrupt on Receive Buffer Full or Transmission Complete

The serial interface is full-duplex, which means it can transmit and receive simultaneously. It is also receive-buffered, which means it can begin receiving a second byte before a previously received byte has been read from the receive register. (However, if the first byte still has not been read when reception of the second byte is complete, one of the bytes will be lost.) The serial port receive and transmit registers are both accessed at the Special Function Register SBUF. Writing to SBUF loads the transmit register, and reading SBUF accesses a physically separate receive register. The serial port can operate in the following four modes.

- Mode 0: Serial data enters and exits through RXD. TXD outputs the shift clock. Eight data bits are transmitted/received, with the LSB first. The baud rate is programmable to 1/2 or 1/4 the oscillator frequency, or variable based on Time 1.
- Mode 1: 10 bits are transmitted (through TXD) or received (through RXD): a start bit (0), 8 data bits (LSB first), and a stop bit (1). On receive, the stop bit goes into RB8 in the Special Function Register SCON. The baud rate is variable based on Timer 1 or Timer 2.
- Mode 2: 11 bits are transmitted (through TXD) or received (through RXD): a start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). On transmit, the 9th data bit (TB8 in SCON) can be assigned the value of "0" or "1". For example, the parity bit (P, in the PSW) can be moved into TB8. On receive, the 9th data bit goes into RB8 in the Special Function Register SCON, while the stop bit is ignored. The baud rate is programmable to either 1/16 or 1/32 the oscillator frequency.
- Mode 3: 11 bits are transmitted (through TXD) or received (through RXD): a start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). In fact, Mode 3 is the same as Mode 2 in all respects except the baud rate, which is variable based on Timer 1 or Timer 3 in Mode 3.

In all four modes, transmission is initiated by any instruction that uses SBUF as a destination register. Reception is initiated in Mode 0 by the condition RI = 0 and REN = 1. Reception is initiated in the other modes by the incoming start bit if REN = 1.

16.1 Multiprocessor Communications

Modes 2 and 3 have a special provision for multiprocessor communications. In these modes, 9 data bits are received, followed by a stop bit. The 9th bit goes into RB8. Then comes a stop bit. The port can be programmed such that when the stop bit is received, the serial port interrupt is activated only if RB8 = 1. This feature is enabled by setting bit SM2 in SCON.

The following example shows how to use the serial interrupt for multiprocessor communications. When the master processor must transmit a block of data to one of several slaves, it first sends out an address byte that identifies the target slave. An address byte differs from a data byte in that the 9th bit is "1" in an address byte and "0" in a data byte. With SM2 = 1, no slave is





interrupted by a data byte. An address byte, however, interrupts all slaves. Each slave can examine the received byte and see if it is being addressed. The addressed slave clears its SM2 bit and prepares to receive the data bytes that follows. The slaves that are not addressed set their SM2 bits and ignore the data bytes.

The SM2 bit can be used to check the validity of the stop bit in Mode 1. In a Mode 1 reception, if SM2 = 1, the receive interrupt is not activated unless a valid stop bit is received.

 Table 16-1.
 SCON – Serial Port Control Register

SCO	N Address = 98H						Reset Value	= 0000 0000B
Bit A	ddressable							
	SM0/FE	SM1	SM2	REN	TB8	RB8	T1	RI
Bit	7	6	5	4	3	2	1	0
-	$(SMOD0 = 0/1)^{(1)}$)			-	•		
Sym	bol Function							
FE	frames and		ared by softwar					ot cleared by valid it. FE will be set
SM0	Serial Port	Mode Bit 0, (SMOD0 must :	= 0 to access bi	t SM0)			
	Serial Port	Mode Bit 1						
	SM0	SM1	Mode	Description	Baud F	Rate ⁽²⁾		
	0	0	0	shift register	shift register $f_{osc}/2 \text{ or } f_{osc}/4 \text{ or Timer } 1$			
SM1	0	1	1	8-bit UART	variable (Time	ariable (Timer 1 or Timer 2)		
	1	0	2	9-bit UART	f _{osc} /32 o	r f _{osc} /16		
	1	1	3	9-bit UART	variable (Time	r 1 or Timer 2)		
SM2	9th data bi 1 then RI v In Mode 0,	t (RB8) is 1, ir vill not be activ , SM2 determi	dicating an ad vated unless a nes the idle sta	dress, and the r valid stop bit wa	eceived byte is a s received, and lock such that th	a Given or Bro the received b	adcast Address yte is a Given c	et unless the rece s. In Mode 1, if SM or Broadcast Addr 2, i.e. when SM2 =
REN	Enables se	erial reception	. Set by softwa	re to enable rec	ception. Clear by	y software to d	lisable receptio	n.
TB8			be transmitted shift clock gene		d 3. Set or clear	by software a	s desired. In M	ode 0, setting TB
		2 and 3, the 91 B8 is not used		was received. I	n Mode 1, if SM	2 = 0, RB8 is t	he stop bit that	t was received. In
RB8	111040 0, 11							
RB8 TI	Transmit ir			e at the end of t n. Must be clear		n Mode 0, or a	t the beginning	of the stop bit in

2. f_{osc} = oscillator frequency. The baud rate depends on SMOD1 (PCON.7).

16.2 Baud Rates

The baud rate in Mode 0 depends on the value of the SMOD1 bit in Special Function Register PCON.7. If SMOD1 = 0 (the value on reset) and TB8 = 0, the baud rate is 1/4 of the oscillator frequency. If SMOD1 = 1 and TB8 = 0, the baud rate is 1/2 of the oscillator frequency, as shown in the following equation:

 $\frac{\text{Mode 0 Baud Rate}}{\text{TB8} = 0} = \frac{2^{\text{SMOD1}}}{4} \times \text{Oscillator Frequency}$

The baud rate in Mode 2 also depends on the value of the SMOD1 bit. If SMOD1 = 0, the baud rate is 1/32 of the oscillator frequency. If SMOD1 = 1, the baud rate is 1/16 of the oscillator frequency, as shown in the following equation:

Mode 2 Baud Rate =
$$\frac{2^{\text{SMOD1}}}{32} \times \text{Oscillator Frequency}$$

16.2.1 Using Timer 1 to Generate Baud Rates

Setting TB8 = 1 in Mode 0 enables Timer 1 as the baud rate generator. When Timer 1 is the baud rate generator for Mode 0, the baud rates are determined by the Timer 1 overflow rate and the value of SMOD1 according to the following equation:

$$\frac{\text{Mode 0 Baud Rate}}{\text{TB8} = 1} = \frac{2^{\text{SMOD1}}}{4} \times \text{(Timer 1 Overflow Rate)}$$

The Timer 1 overflow rate normally determines the baud rates in Modes 1 and 3. When Timer 1 is the baud rate generator, the baud rates are determined by the Timer 1 overflow rate and the value of SMOD1 according to the following equation:

 $\frac{\text{Modes 1, 3}}{\text{Baud Rate}} = \frac{2^{\text{SMOD1}}}{32} \times \text{(Timer 1 Overflow Rate)}$

The Timer 1 interrupt should be disabled in this application. The Timer itself can be configured for either timer or counter operation in any of its 3 running modes. In the most typical applications, it is configured for timer operation in auto-reload mode (high nibble of TMOD = 0010B). In this case, the baud rate is given by the following formula:

$$\frac{\text{Modes 1, 3}}{\text{Baud Rate}} = \frac{2^{\text{SMOD1}}}{32} \times \frac{\text{Oscillator Frequency}}{[256 - (\text{TH1})]} \times \frac{1}{\text{TPS + 1}}$$





Programmers can achieve very low baud rates with Timer 1 by configuring the Timer to run as a 16-bit auto-reload timer (high nibble of TMOD = 0001B). In this case, the baud rate is given by the following formula.

 $\frac{\text{Modes 1, 3}}{\text{Baud Rate}} = \frac{2^{\text{SMOD1}}}{32} \times \frac{\text{Oscillator Frequency}}{[65536 - (R\text{H1,RL1})]} \times \frac{1}{\text{TPS + 1}}$

Table 16-2 lists commonly used baud rates and how they can be obtained from Timer 1.

			1		
				Timer 1	
Baud Rate	f _{osc} (MHz)	SMOD1	C/T	Mode	Reload Value
Mode 0: 1 MHz	4	0	Х	Х	x
Mode 2: 750K	12	1	Х	Х	x
62.5K	12	1	0	2	F4H
38.4K	11.059	0	0	2	F7H
19.2K	11.059	1	0	2	DCH
9.6K	11.059	0	0	2	DCH
4.8K	11.059	0	0	2	B8H
2.4K	11.059	0	0	2	70H
1.2K	11.059	0	0	1	FEE0H
137.5	11.986	0	0	1	F55CH
110	6	0	0	1	F958H
110	12	0	0	1	F304H

 Table 16-2.
 Commonly Used Baud Rates Generated by Timer 1 (TPS = 0000B)

16.2.2 Using Timer 2 to Generate Baud Rates

Timer 2 is selected as the baud rate generator by setting TCLK and/or RCLK in T2CON. Under these conditions, the baud rates for transmit and receive can be simultaneously different by using Timer 1 for transmit and Timer 2 for receive, or vice versa. The baud rate generator mode is similar to the auto-reload mode, in that a rollover causes the Timer 2 registers to be reloaded with the 16-bit value in registers RCAP2H and RCAP2L, which are preset by software. In this case, the baud rates in Modes 1 and 3 are determined by Timer 2's overflow rate according to the following equation:.

 $\frac{\text{Modes 1 and 3}}{\text{Baud Rate}} = \frac{1}{16} \times \frac{\text{Oscillator Frequency}}{[65536 - (\text{RCAP2H}, \text{RCAP2L})]} \times \frac{1}{\text{TPS} + 1}$

Table 16-3 lists commonly used baud rates and how they can be obtained from Timer 2.

		Timer 2				
Baud Rate	f _{osc} (MHz)	CP/RL2	C/T2	TCLK or RCLK	Reload Value	
62.5K	12	0	0	1	FFF4H	
19.2K	11.059	0	0	1	FFDCH	
9.6K	11.059	0	0	1	FFB8H	
4.8K	11.059	0	0	1	FF70H	
2.4K	11.059	0	0	1	FEE0H	
1.2K	11.059	0	0	1	FDC0H	
137.5	11.986	0	0	1	EAB8H	
110	6	0	0	1	F2AFH	
110	12	0	0	1	E55EH	

 Table 16-3.
 Commonly Used Baud Rates Generated by Timer 2 (TPS = 0000B)

16.3 More About Mode 0

In Mode 0, the UART is configured as a 2-wire half-duplex synchronous serial interface. Serial data enters and exits through RXD. TXD outputs the shift clock. Eight data bits are transmitted/received, with the LSB first. Figure 16-1 on page 83 shows a simplified functional diagram of the serial port in Mode 0 and associated timing. The baud rate is programmable to 1/2 or 1/4 the oscillator frequency by setting/clearing the SMOD1 bit. However, changing SMOD1 has an effect on the relationship between the clock and data as described below. The baud rate can also be generated by Timer 1 by setting TB8. Table 16-4 lists the baud rate options for Mode 0.

Table 16-4. Mode 0 Baud Rates

TB8	SMOD1	Baud Rate
0	0	f _{SYS} /4
0	1	f _{SYS} /2
1	0	(Timer 1 Overflow)/4
1	1	(Timer 1 Overflow)/2

Transmission is initiated by any instruction that uses SBUF as a destination register. The "write to SBUF" signal also loads a "1" into the 9th position of the transmit shift register and tells the TX Control Block to begin a transmission. The internal timing is such that one full bit slot may elapse between "write to SBUF" and activation of SEND.

SEND transfers the output of the shift register to the alternate output function line of P3.0, and also transfers Shift Clock to the alternate output function line of P3.1. As data bits shift out to the right, "0"s come in from the left. When the MSB of the data byte is at the output position of the shift register, the "1" that was initially loaded into the 9th position is just to the left of the MSB, and all positions to the left of that contain "0"s. This condition flags the TX Control block to do one last shift, then deactivate SEND and set TI.





Reception is initiated by the condition REN = 1 and R1 = 0. At the next clock cycle, the RX Control unit writes the bits 11111110 to the receive shift register and activates RECEIVE in the next clock phase. RECEIVE enables Shift Clock to alternate output function line of P3.1. As data bits come in from the right, "1"s shift out to the left. When the "0" that was initially loaded into the right-most position arrives at the left-most position in the shift register, it flags the RX Control block to do one last shift and load SBUF. Then RECEIVE is cleared and RI is set.

The relationship between the shift clock and data is determined by the combination of the SM2 and SMOD1 bits as listed in Table 16-5 and shown in Figure 16-2. The SM2 bit determines the idle state of the clock when not currently transmitting/receiving. The SMOD1 bit determines if the output data is stable for both edges of the clock, or just one.

SM2	SMOD1	Clock Idle	Data Changed	Data Sampled
0	0	High	While clock is high	Positive edge of clock
0	1	High	Negative edge of clock	Positive edge of clock
1	0	Low	While clock is low	Negative edge of clock
1	1	Low	Negative edge of clock	Positive edge of clock

 Table 16-5.
 Mode 0 Clock and Data Modes













Figure 16-2. Mode 0 Waveforms



Mode 0 may be used as a hardware accelerator for software emulation of serial interfaces such as a half-duplex Serial Peripheral Interface (SPI) in mode (0,0) or (1,1) or a Two-wire Interface (TWI) in master mode. An example of Mode 0 emulating a TWI master device is shown in Figure 16-3. In this example, the start, stop, and acknowledge are handled in software while the byte transmission is done in hardware. Falling/rising edges on TXD are created by setting/clearing SM2. Rising/falling edges on RXD are forced by setting/clearing the P3.0 register bit. SM2 and P3.0 must be 1 while the byte is being transferred.





Mode 0 transfers data LSB first whereas SPI or TWI are generally MSB first. Emulation of these interfaces may require bit reversal of the transferred data bytes. The following code example reverses the bits in the accumulator:

```
EX: MOV R7, #8
REVRS: RLC A ; C << msb(ACC)
XCH A, R6
RRC A ; msb(ACC) >> B
XCH A, R6
DJNZ R7, REVRS
```

16.4 More About Mode 1

Ten bits are transmitted (through TXD), or received (through RXD): a start bit (0), 8 data bits (LSB first), and a stop bit (1). On receive, the stop bit goes into RB8 in SCON. In the AT89LP428/828, the baud rate is determined either by the Timer 1 overflow rate, the TImer 2 overflow rate, or both. In this case one timer is for transmit and the other is for receive. Figure 16-4 shows a simplified functional diagram of the serial port in Mode 1 and associated timings for transmit and receive.

Transmission is initiated by any instruction that uses SBUF as a destination register. The "write to SBUF" signal also loads a "1" into the 9th bit position of the transmit shift register and flags the TX Control unit that a transmission is requested. Transmission actually commences at S1P1 of the machine cycle following the next rollover in the divide-by-16 counter. Thus, the bit times are synchronized to the divide-by-16 counter, not to the "write to SBUF" signal.

The transmission begins when SEND is activated, which puts the start bit at TXD. One bit time later, DATA is activated, which enables the output bit of the transmit shift register to TXD. The first shift pulse occurs one bit time after that.

As data bits shift out to the right, "0"s are clocked in from the left. When the MSB of the data byte is at the output position of the shift register, the "1" that was initially loaded into the 9th position is just to the left of the MSB, and all positions to the left of that contain "0"s. This condition flags the TX Control unit to do one last shift, then deactivate SEND and set TI. This occurs at the tenth divide-by-16 rollover after "write to SBUF."

Reception is initiated by a 1-to-0 transition detected at RXD. For this purpose, RXD is sampled at a rate of 16 times the established baud rate. When a transition is detected, the divide-by-16 counter is immediately reset, and 1FFH is written into the input shift register. Resetting the divide-by-16 counter aligns its roll-overs with the boundaries of the incoming bit times.

The 16 states of the counter divide each bit time into 16ths. At the 7th, 8th, and 9th counter states of each bit time, the bit detector samples the value of RXD. The value accepted is the value that was seen in at least 2 of the 3 samples. This is done to reject noise. In order to reject false bits, if the value accepted during the first bit time is not 0, the receive circuits are reset and the unit continues looking for another 1-to-0 transition. If the start bit is valid, it is shifted into the input shift register, and reception of the rest of the frame proceeds.

As data bits come in from the right, "1"s shift out to the left. When the start bit arrives at the leftmost position in the shift register, (which is a 9-bit register in Mode 1), it flags the RX Control block to do one last shift, load SBUF and RB8, and set RI. The signal to load SBUF and RB8 and to set RI is generated if, and only if, the following conditions are met at the time the final shift pulse is generated.

- RI = 0 and
- Either SM2 = 0, or the received stop bit = 1

If either of these two conditions is not met, the received frame is irretrievably lost. If both conditions are met, the stop bit goes into RB8, the 8 data bits go into SBUF, and RI is activated. At this time, whether or not the above conditions are met, the unit continues looking for a 1-to-0 transition in RXD.








Figure 16-4. Serial Port Mode 1

86 AT89LP428/828

16.5 More About Modes 2 and 3

Eleven bits are transmitted (through TXD), or received (through RXD): a start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). On transmit, the 9th data bit (TB8) can be assigned the value of "0" or "1". On receive, the 9th data bit goes into RB8 in SCON. The baud rate is programmable to either 1/16 or 1/32 of the oscillator frequency in Mode 2. Mode 3 may have a variable baud rate generated from either Timer 1 or Timer 2, depending on the state of RCLK and TCLK.

Figures 16-5 and 16-6 show a functional diagram of the serial port in Modes 2 and 3. The receive portion is exactly the same as in Mode 1. The transmit portion differs from Mode 1 only in the 9th bit of the transmit shift register.

Transmission is initiated by any instruction that uses SBUF as a destination register. The "write to SBUF" signal also loads TB8 into the 9th bit position of the transmit shift register and flags the TX Control unit that a transmission is requested. Transmission commences at S1P1 of the machine cycle following the next rollover in the divide-by-16 counter. Thus, the bit times are synchronized to the divide-by-16 counter, not to the "write to SBUF" signal.

The transmission begins when SEND is activated, which puts the start bit at TXD. One bit time later, DATA is activated, which enables the output bit of the transmit shift register to TXD. The first shift pulse occurs one bit time after that. The first shift clocks a "1" (the stop bit) into the 9th bit position of the shift register. Thereafter, only "0"s are clocked in. Thus, as data bits shift out to the right, "0"s are clocked in from the left. When TB8 is at the output position of the shift register, then the stop bit is just to the left of TB8, and all positions to the left of that contain "0"s. This condition flags the TX Control unit to do one last shift, then deactivate SEND and set TI. This occurs at the 11th divide-by-16 rollover after "write to SBUF."

Reception is initiated by a 1-to-0 transition detected at RXD. For this purpose, RXD is sampled at a rate of 16 times the established baud rate. When a transition is detected, the divide-by-16 counter is immediately reset, and 1FFH is written to the input shift register.

At the 7th, 8th and 9th counter states of each bit time, the bit detector samples the value of RXD. The value accepted is the value that was seen in at least 2 of the 3 samples. If the value accepted during the first bit time is not 0, the receive circuits are reset and the unit continues looking for another 1-to-0 transition. If the start bit proves valid, it is shifted into the input shift register, and reception of the rest of the frame proceeds.

As data bits come in from the right, "1"s shift out to the left. When the start bit arrives at the leftmost position in the shift register (which in Modes 2 and 3 is a 9-bit register), it flags the RX Control block to do one last shift, load SBUF and RB8, and set RI. The signal to load SBUF and RB8 and to set RI is generated if, and only if, the following conditions are met at the time the final shift pulse is generated:

- RI = 0, and
- Either SM2 = 0 or the received 9th data bit = 1


If either of these conditions is not met, the received frame is irretrievably lost, and RI is not set. If both conditions are met, the received 9th data bit goes into RB8, and the first 8 data bits go into SBUF. One bit time later, whether the above conditions were met or not, the unit continues looking for a 1-to-0 transition at the RXD input.

Note that the value of the received stop bit is irrelevant to SBUF, RB8, or RI.





Figure 16-5. Serial Port Mode 2






Figure 16-6. Serial Port Mode 3



3654A-MICRO-8/09



16.6 Framing Error Detection

In addition to all of its usual modes, the UART can perform framing error detection by looking for missing stop bits, and automatic address recognition. When used for framing error detect, the UART looks for missing stop bits in the communication. A missing bit will set the FE bit in the SCON register. The FE bit shares the SCON.7 bit with SM0 and the function of SCON.7 is determined by PCON.6 (SMOD0). If SMOD0 is set then SCON.7 functions as FE. SCON.7 functions as SM0 when SMOD0 is cleared. When used as FE, SCON.7 can only be cleared by software.

16.7 Automatic Address Recognition

Automatic Address Recognition is a feature which allows the UART to recognize certain addresses in the serial bit stream by using hardware to make the comparisons. This feature saves a great deal of software overhead by eliminating the need for the software to examine every serial address which passes by the serial port. This feature is enabled by setting the SM2 bit in SCON for Modes 1, 2 or 3. In the 9-bit UART modes, Mode 2 and Mode 3, the Receive Interrupt flag (RI) will be automatically set when the received byte contains either the "Given" address or the "Broadcast" address. The 9-bit mode requires that the 9th information bit be a "1" to indicate that the received information is an address and not data.

In Mode 1 (8-bit) the RI flag will be set if SM2 is enabled and the information received has a valid stop bit following the 8th address bits and the information is either a Given or Broadcast address.

Automatic Address Recognition is not available during Mode 0.

Given = 1100 000X

Using the Automatic Address Recognition feature allows a master to selectively communicate with one or more slaves by invoking the given slave address or addresses. All of the slaves may be contacted by using the Broadcast address. Two special Function Registers are used to define the slave's address, SADDR, and the address mask, SADEN. SADEN is used to define which bits in the SADDR are to be used and which bits are "don't care". The SADEN mask can be logically ANDed with the SADDR to create the "Given" address which the master will use for addressing each of the slaves. Use of the Given address allows multiple slaves to be recognized while excluding others. The following examples show the versatility of this scheme:

Slave 0	SADDR = 1100 0000 SADEN = <u>1111 1101</u> Given = 1100 00X0
Slave 1	SADDR = 1100 0000 SADEN = <u>1111 1110</u>

In the previous example, SADDR is the same and the SADEN data is used to differentiate between the two slaves. Slave 0 requires a "0" in bit 0 and it ignores bit 1. Slave 1 requires a "0" in bit 1 and bit 0 is ignored. A unique address for slave 0 would be 1100 0010 since slave 1 requires a "0" in bit 1. A unique address for slave 1 would be 1100 0001 since a "1" in bit 0 will exclude slave 0. Both slaves can be selected at the same time by an address which has bit 0 = 0 (for slave 0) and bit 1 = 0 (for slave 1). Thus, both could be addressed with 1100 0000.

90 AT89LP428/828

In a more complex system, the following could be used to select slaves 1 and 2 while excluding slave 0:

Slave 0	SADDR = 1100 0000 SADEN = <u>1111 1001</u> Given = 1100 0XX0
Slave 1	SADDR = 1110 0000 SADEN = <u>1111 1010</u> Given = 1110 0X0X
Slave 2	SADDR = 1110 0000 SADEN = <u>1111 1100</u> Given = 1110 00XX

In the above example, the differentiation among the 3 slaves is in the lower 3 address bits. Slave 0 requires that bit 0 = 0 and it can be uniquely addressed by 1110 0110. Slave 1 requires that bit 1 = 0 and it can be uniquely addressed by 1110 and 0101. Slave 2 requires that bit 2 = 0 and its unique address is 1110 0011. To select Slaves 0 and 1 and exclude Slave 2, use address 1110 0100, since it is necessary to make bit 2 = 1 to exclude slave 2.

The Broadcast Address for each slave is created by taking the logic OR of SADDR and SADEN. Zeros in this result are treated as don't cares. In most cases, interpreting the don't cares as ones, the broadcast address will be FF hexadecimal.

Upon reset SADDR (SFR address 0A9H) and SADEN (SFR address 0B9H) are loaded with "0"s. This produces a given address of all "don't cares" as well as a Broadcast address of all "don't cares". This effectively disables the Automatic Addressing mode and allows the microcontroller to use standard 80C51-type UART drivers which do not make use of this feature.

17. Enhanced Serial Peripheral Interface

The Serial Peripheral Interface (SPI) allows high-speed synchronous data transfer between the AT89LP428/828 and peripheral devices or between multiple AT89LP428/828 devices, including multiple masters and slaves on a single bus. The SPI includes the following features:


- Full-duplex, 3-wire or 4-wire Synchronous Data Transfer
- Master or Slave Operation
- Maximum Bit Frequency = f_{OSC}/4
- LSB First or MSB First Data Transfer
- Four Programmable Bit Rates or Timer 1-based Baud Generation (Master Mode)
- · End of Transmission Interrupt Flag
- Write Collision Flag Protection
- Double-buffered Receive and Transmit
- Transmit Buffer Empty Interrupt Flag
- Mode Fault (Master Collision) Detection and Interrupt
- Wake up from Idle Mode

A block diagram of the SPI is shown in Figure 17-1.









The interconnection between master and slave CPUs with SPI is shown in Figure 17-2. The four pins in the interface are Master-In/Slave-Out (MISO), Master-Out/Slave-In (MOSI), Shift Clock (SCK), and Slave Select (\overline{SS}). The SCK pin is the clock output in master mode, but is the clock input in slave mode. The MSTR bit in SPCR determines the directions of MISO and MOSI. Also notice that MOSI connects to MOSI and MISO to MISO. By default \overline{SS} /P1.4 is an input to both master and slave devices.

In slave mode, \overline{SS} must be driven low to select an individual device as a slave. When \overline{SS} is held low, the SPI is activated, and MISO becomes an output if configured by the user. All other pins are inputs. When \overline{SS} is driven high, all pins are inputs, and the SPI is passive, which means that it will not receive incoming data. Note that the SPI logic will be reset once the \overline{SS} pin is driven high. The \overline{SS} pin is useful for packet/byte synchronization to keep the slave bit counter synchronous with the master clock generator. When the \overline{SS} pin is driven high, the SPI slave will immediately reset the send and receive logic, and drop any partially received data in the Shift Register.The slave may ignore \overline{SS} by setting its SSIG bit in SPSR. When SSIG = 1, the slave is always enabled and operates in 3-wire mode. However, the slave output on MISO may still be disabled by setting DISSO = 1.




Figure 17-2. SPI Master-Slave Interconnection

When the SPI is configured as a Master (MSTR in SPCR is set), the operation of the \overline{SS} pin depends on the setting of the Slave Select Ignore bit, SSIG. If SSIG = 1, the \overline{SS} pin is a general-purpose output pin which does not affect the SPI system. Typically, the pin will be driving the \overline{SS} pin of an SPI Slave. If SSIG = 1, \overline{SS} must be held high to ensure Master SPI operation. If the \overline{SS} pin is driven low by peripheral circuitry when the SPI is configured as a Master with SSIG = 1, the SPI system interprets this as another master selecting the SPI as a slave and starting to send data to it. To avoid bus contention, the SPI system takes the following actions:

- 1. The MSTR bit in SPCR is cleared and the SPI system becomes a Slave. As a result of the SPI becoming a Slave, the MOSI and SCK pins become inputs.
- 2. The MODF Flag in SPSR is set, and if the SPI interrupt is enabled, the interrupt routine will be executed.

Thus, when interrupt-driven SPI transmission is used in Master mode, and there exists a possibility that \overline{SS} may be driven low, the interrupt should always check that the MSTR bit is still set. If the MSTR bit has been cleared by a slave select, it must be set by the user to re-enable SPI Master mode.

17.1 Master Operation

An SPI master device initiates all data transfers on the SPI bus. The AT89LP428/828 is configured for master operation by setting MSTR = 1 in SPCR. Writing to the SPI data register (SPDR) while in master mode loads the transmit buffer. If the SPI shift register is empty, the byte in the transmit buffer is moved to the shift register; the transmit buffer empty flag, TXE, is set; and a transmission begins. The transfer may start after an initial delay, while the clock generator waits for the next full bit slot of the specified baud rate. The master shifts the data out serially on the MOSI line while providing the serial shift clock on SCK. When the transfer finishes, the SPIF flag is set to "1" and an interrupt request is generated, if enabled. The data received from the addressed SPI slave device is also transferred from the shift register to the receive buffer. Therefore, the SPIF bit flags both the transmit-complete and receive-data-ready conditions. The received data is accessed by reading SPDR.





While the TXE flag is set, the transmit buffer is empty. TXE can be cleared by software or by writing to SPDR. Writing to SPDR will clear TXE and load the transmit buffer. The user may load the buffer while the shift register is busy, i.e. before the current transfer completes. When the current transfer completes, the queued byte in the transmit buffer is moved to the shift register and the next transfer commences. TXE will generate an interrupt if the SPI interrupt is enabled and if the ENH bit in SPSR is set. For multi-byte transfers, TXE may be used to remove any dead time between byte transmissions.

The SPI master can operate in two modes: multi-master mode and single-master mode. By default, multi-master mode is active when SSIG = 0. In this mode, the \overline{SS} input is used to disable a master device when another master is accessing the bus. When \overline{SS} is driven low, the master device becomes a slave by clearing its MSTR bit and a Mode Fault is generated by setting the MODF bit in SPSR. MODF will generate an interrupt if enabled. The MSTR bit must be set in software before the device may become a master again. Single-master mode is enabled by setting SSIG = 1. In this mode \overline{SS} is ignored and the master is always active. \overline{SS} may be used as a general-purpose I/O in this mode.

17.2 Slave Operation

When the AT89LP428/828 is not configured for master operation, MSTR = 0, it will operate as an SPI slave. In slave mode, bytes are shifted in through MOSI and out through MISO by a master device controlling the serial clock on SCK. When a byte has been transferred, the SPIF flag is set to "1" and an interrupt request is generated, if enabled. The data received from the addressed master device is also transferred from the shift register to the receive buffer. The received data is accessed by reading SPDR. A slave device cannot initiate transfers. Data to be transferred to the master device must be preloaded by writing to SPDR. Writes to SPDR are double-buffered. The transmit buffer is loaded first and if the shift register is empty, the contents of the buffer will be transferred to the shift register.

While the TXE flag is set, the transmit buffer is empty. TXE can be cleared by software or by writing to SPDR. Writing to SPDR will clear TXE and load the transmit buffer. The user may load the buffer while the shift register is busy, i.e. before the current transfer completes. When the current transfer completes, the queued byte in the transmit buffer is moved to the shift register and waits for the master to initiate another transfer. TXE will generate an interrupt if the SPI interrupt is enabled and if the ENH bit in SPSR is set.

The SPI slave can operate in two modes: 4-wire mode and 3-wire mode. By default, 4-wire mode is active when SSIG = 0. In this mode, the \overline{SS} input is used to enable/disable the slave device when addressed by a master. When \overline{SS} is driven low, the slave device is enabled and will shift out data on MISO in response to the serial clock on SCK. While \overline{SS} is high, the SPI slave will remain sleeping with MISO inactive. 3-wire mode is enabled by setting SSIG = 1. In this mode \overline{SS} is ignored and the slave is always active. \overline{SS} may be used as a general-purpose I/O in this mode.

The Disable Slave Output bit, DISSO in SPSR, may be used to disable the MISO line of a slave device. DISSO can allow several slave devices to share MISO while operating in 3-wire mode. In this case some protocol other than \overline{SS} may be used to determine which slave is enabled.

17.3 Pin Configuration

When the SPI is enabled (SPE = 1), the data direction of the MOSI, MISO, SCK, and SS pins is automatically overridden according to the MSTR bit as shown in Table 17-1. The user doesn't need to reconfigure the pins when switching from master to slave or vice-versa. For more details on port configuration, refer to "Port Configuration" on page 35.

Pin	Mode	Master (MSTR = 1)	Slave (MSTR = 0)
	Quasi-bidirectional	Output	Input (Internal Pull-up)
0.01/	Push-pull Output	Output	Input (Tristate)
SCK	Input-only	No output (Tristated)	Input (Tristate)
	Open-drain Output	Output	Input (External Pull-up)
	Quasi-bidirectional	Output ⁽¹⁾	Input (Internal Pull-up)
MOCI	Push-pull Output	Output ⁽²⁾	Input (Tristate)
MOSI	Input-only	No output (Tristated)	Input (Tristate)
	Open-drain Output	Output ⁽¹⁾	Input (External Pull-up)
	Quasi-bidirectional	Input (Internal Pull-up)	Output ($\overline{SS} = 0$) Internal Pull-up ($\overline{SS} = 1$ or DISSO = 1)
MISO	Push-pull Output	Input (Tristate)	Output ($\overline{SS} = 0$) Tristated ($\overline{SS} = 1$ or DISSO = 1)
	Input-only	Input (Tristate)	No output (Tristated)
	Open-drain Output	Input (External Pull-up)	Output ($\overline{SS} = 0$) External Pull-up ($\overline{SS} = 1$ or DISSO = 1)

 Table 17-1.
 SPI Pin Configuration and Behavior when SPE = 1

Notes: 1. In these modes MOSI is active only during transfers. MOSI will be pulled high between transfers to allow other masters to control the line.

2. In Push-pull mode MOSI is active only during transfers, otherwise it is tristated to prevent line contention. A weak external pull-up may be required to prevent MOSI from floating.





17.4 Serial Clock Timing

The TSCK, CPHA, CPOL and SPR bits in SPCR control the shape and rate of SCK. The two SPR bits provide four possible bit clock rates when the SPI is in master mode. The TSCK bit also allows a timer-generated bit rate. In slave mode, the SPI will operate at the rate of the incoming SCK as long as it does not exceed the maximum bit rate. There are also four possible combinations of SCK phase and polarity with respect to the serial data. CPHA and CPOL determine which format is used for transmission. The SPI data transfer formats are shown in Figures 17-3 and 17-4. To prevent glitches on SCK from disrupting the interface, CPHA, CPOL, and SPR should not be modified while the interface is enabled, and the master device should be enabled before selecting the slave device(s).





Figure 17-3. SPI Transfer Format with CPHA = 0

Note: *Not defined but normally MSB of character just received.

Figure 17-4. SPI Transfer Format with CPHA = 1



Note: *Not defined but normally LSB of previously transmitted character.

17.5 **SPI Registers**

Table 17-2. SPDR – SPI Data Register

Bit Addressable						= 00H (after col after warm rese	,
SPD7	SPD6	SPD5	SPD4	SPD3	SPD2	SPD1	SPD0
t 7	6	5	4	3	2	1	0
	DR load the tra		Master mode, R the SPI will				

Table 17-3. SPCR – SPI Control Register

Bit	7	6	5	4	3	2	1	0	
	TSCK	SPE	DORD	MSTR	CPOL	CPHA	SPR1	SPR0	
Not Bit	Addressable								
SPCR	Address = E9H	l					Reset Value	= 0000 0000B	

Symbol	Functio	on		
TSCK				he SCK baud rate is based on the system clock, divided by the SPR_{1-0} ratio. When ad on the Timer 1 overflow rate, divided by the SPR_{1-0} ratio.
SPE			= 1 enables the SPI ables the SPI chann	channel and connects \overline{SS} , MOSI, MISO and SCK to pins P1.4, P1.5, P1.6, and el.
DORD	Data O	rder. DOF	RD = 1 selects LSB fi	rst data transmission. DORD = 0 selects MSB first data transmission.
MSTR	Master/	Slave Se	lect. MSTR = 1 selec	ts Master SPI mode. MSTR = 0 selects slave SPI mode.
CPOL		-		is high when idle. When CPOL = 0, SCK of the master device is low when not 3-9 on SPI clock phase and polarity control.
СРНА			•	with the CPOL bit controls the clock and data relationship between master and SPI clock phase and polarity control.
				s control the SCK rate of the device configured as master. SPR1 and SPR0 have no etween SCK and the oscillator frequency, $f_{\rm OSC.}$, is as follows:
	SPR1	SPR0	SCK (TSCK = 0)	SCK (TSCK = 1)
SPR0	0	0	f _{OSC} /4	f _{T1OVF} /4
SPR1	0	1	f _{osc} /8	f _{T1OVF} /8
	1	0	f _{osc} /32	f _{T1OVF} /32
	1	1	f _{osc} /64	f _{T1OVE} /64

2. Enable the master SPI prior to selecting the slave device (SS low).





Table 17-4. SPSR – SPI Status Register

SPSR Add	dress = E8H						Reset Value	= 0000 X000B	
Not Bit Ad	dressable								
							1		1
	SPIF	WCOL	MODF	TXE	-	SSIG	DISSO	ENH	
Bit	7	6	5	4	3	2	1	0	
Symbol	Function	า							
SPIF	is genera		The SPIF bit n				bit is set by hard SPI status regi		
WCOL	transfer i		WCOL may be				transmit buffer is tatus register fol		bing
MODF			is set by hardv rated if ESP =				ed (MSTR = 1, 5	SSIG = 0 and \overline{S}	<u>88</u> = 0)
TXE							the shift registe will generate ar		ew byte
SSIG	SPI igno monitore	res SS in slave	mode and is a	ctive whenever	SPE (SPCR.	6) is set. When	4) is pulled low. MSTR = 1 and 5 . P1.4 may be u	SSIG = 0, <u>SS</u> is	S
DISSO	share the	e same interfac		ole <u>SS</u> lines. No	ormally, the fir		hat more than o smission could l		
ENH		r Interrupt Enal an interrupt.	ole. When ENH	= 1, TXE will g	enerate an SI	PI interrupt if ES	SP = 1. When EN	NH = 0, TXE do	oes not

18. Dual Analog Comparators

The AT89LP428/828 provides two analog comparators. The analog comparators have the following features:


- Internal 3-level Voltage Reference
- Multiple Shared Analog Input Channels
- Selectable Interrupt Conditions
 - High- or Low-level
 - Rising- or Falling-edge
 - Output Toggle
- Hardware Debouncing Modes

A block diagram of the dual analog comparators with relevant connections is shown in Figure 18-1. Input options allow the comparators to function in a number of different configurations as shown in Figure 18-3. Comparator operation is such that the output is a logic "1" when the positive input is greater than the negative input. Otherwise, the output is a zero. Setting the CENA (ACSRA.3) and CENB (ACSRB.3) bits enable Comparator A and B, respectively. The user must also set the CONA (ACSRA.5) or CONB (ACSRB.5) bits to connect the comparator inputs before using a comparator. When a comparator is first enabled, the comparator output and

98 **AT89LP428/828**

interrupt flag are not guaranteed to be stable for 10 µs. The corresponding comparator interrupt should not be enabled during that time, and the comparator interrupt flag must be cleared before the interrupt is enabled in order to prevent an immediate interrupt service. Before enabling the comparators, the analog inputs should be tristated by putting P2.4, P2.5, P2.6 and P2.7 into input-only mode. See "Port 2 Analog Functions" on page 38.





Each comparator may be configured to cause an interrupt under a variety of output value conditions by setting the CMx_{2-0} bits in ACSR*x*. The comparator interrupt flags CF*x* in ACSR*x* are set whenever the comparator outputs match the conditions specified by CMx_{2-0} . The flags may be polled by software or may be used to generate an interrupt and must be cleared by software. Both comparators share a common interrupt vector. If both comparators are enabled, the user needs to read the flags after entering the interrupt service routine to determine which comparator caused the interrupt.

The CAC_{1-0} and CBC_{1-0} bits in AREF control when the comparator interrupts sample the comparator outputs. Normally, the outputs are sampled every clock system; however, the outputs may also be sampled whenever Timer 0, Timer 1 or Timer 2 overflows. These settings allow the comparators to be sampled at a specific time or to reduce the number of comparator events seen by the system when using level sensitive modes. The comparators will continue to function during Idle mode. If this is not the desired behavior, the comparators should be disabled before entering Idle. The comparators are always disabled during Power-down mode.





18.1 Analog Input Muxes

The positive input terminal of each comparator may be connected to any of the four analog input pins by changing the CSA_{1-0} or CSB_{1-0} bits in ACSRA and ACSRB. When changing the analog input pins, the comparator must be disconnected from its inputs by clearing the CONA or CONB bits. The connection is restored by setting the bits again after the muxes have been modified.

CLREC; Disable comparator interruptsANLACSRA, #0DFh; Clear CONA to disconnect COMP A...; Modify CSA or RFA bitsORLACSRA, #020h; Set CONA to connect COMP AANLACSRA, #0EFh; Clear any spurious interruptSETBEC; Re-enable comparator interrupts

The corresponding comparator interrupt should not be enabled while the inputs are being changed, and the comparator interrupt flag must be cleared before the interrupt is re-enabled in order to prevent an unintentional interrupt request.


18.2 Internal Reference Voltage

The negative input terminal of each comparator may be connected to an internal voltage reference by changing the RFB₁₋₀ or RFA₁₋₀ bits in AREF. The internal reference voltage, V_{AREF} , is set to 1.25V ±5%. The voltage reference also provides two additional voltage levels approximately 125 mV above and below V_{AREF} . These levels may be used to configure the comparators as an internally referenced window comparator with up to four input channels. Changing the reference input must follow the same routine used for changing the positive input as described in the "Analog Input Muxes" section.

18.3 Comparator Interrupt Debouncing

The comparator output is normally sampled every clock cycle. The conditions on the analog inputs may be such that the comparator output will toggle excessively. This is especially true if applying slow moving analog inputs. Three debouncing modes are provided to filter out this noise for edge-triggered interrupts. In debouncing mode, the comparator uses Timer 1 to modulate its sampling time when $CxC_{1-0} = 00B$. When a relevant transition occurs, the comparator waits until two Timer 1 overflows have occurred before resampling the output. If the new sample agrees with the expected value, CFx is set. Otherwise, the event is ignored. The filter may be tuned by adjusting the time-out period of Timer 1. Because Timer 1 is running free, the debouncer must wait for two overflows to guarantee that the sampling delay is at least 1 time-out periods later. See Figure 18-2. When the comparator clock is provided by one of the timer overflows, i.e. $CxC_{1-0} = 00B$, any change in the comparator output must be valid after 4 samples to be accepted as an edge event.

Figure 18-2. Negative Edge with Debouncing Example



100 **AT89LP428/828**

AT89LP428/828










Table 18-1	ACSRA – Analog Comparator a Control and Status Register
	ACONA – Analog Comparator a Control and Status negister

				ioi ana otata	eriegietei			
ACSRA	. = 97H						Reset Value =	= 0000 0000B
Not Bit	Addressable							
	CSA1	CSA0	CONA	CFA	CENA	CMA2	CMA1	CMA0
Bit	7	6	5	4	3	2	1	0

Symbol	Function			
CSA	Comparat	tor A Positiv	e Input Ch	annel Select ⁽¹⁾
[1 - 0]	CSA1	CSA0	A+ Chan	nel
	0	0	AIN0 (P2	.4)
	0	1	AIN1 (P2	5)
	1	0	AIN2 (P2	6)
	1	1	AIN3 (P2	7)
CONA		g input pins		Then $CONA = 1$ the analog input pins are connected to the comparator. When $CONA = 0$ nected from the comparator. CONA must be cleared to 0 before changing CSA [1 - 0] or
CFA				et when the comparator output meets the conditions specified by the CMA [2 - 0] bits and eleared by software. The interrupt may be enabled/disabled by setting/clearing bit 6 of IE.
CENA	Comparat	or A Enable	e. Set this b	bit to enable the comparator. Clearing this bit will force the comparator output low and
<u>OLIW</u>	prevent fu	irther event	s from setti	ng CFA. When CENA = 1 the analog input pins, P2.4 - P2.7, have their digital inputs n input-only mode.
СМА	prevent fu disabled i	irther event	s from setti onfigured ir	
	prevent fu disabled i	rther event f they are c	s from setti onfigured ir	
СМА	prevent fu disabled i Comparat	irther event f they are c tor Interrupt	s from setti onfigured ir Mode	n input-only mode.
СМА	prevent fu disabled i Comparat CMA2	rther event f they are c tor Interrupt CMA1	s from setti onfigured ir Mode CMA0	Interrupt Mode
СМА	prevent fu disabled i Comparat CMA2 0	or they are c tor Interrupt CMA1 0	s from setti onfigured ir Mode CMA0 0	Interrupt Mode Negative (Low) level
СМА	prevent fu disabled i Comparat CMA2 0 0	orther event f they are c tor Interrupt CMA1 0 0 0	s from setti onfigured ir Mode CMA0 0 1	Interrupt Mode Negative (Low) level Positive edge
СМА	prevent fu disabled i Comparat CMA2 0 0 0 0	orther event f they are c tor Interrupt CMA1 0 0 1	s from setti onfigured ir Mode CMA0 0 1 0	Interrupt Mode Negative (Low) level Positive edge Toggle with debouncing ⁽²⁾
СМА	prevent fu disabled i Comparat CMA2 0 0 0 0 0 0	Irther event f they are c tor Interrupt CMA1 0 0 1 1 1	s from setti onfigured ir Mode CMA0 0 1 0 1	Interrupt Mode Negative (Low) level Positive edge Toggle with debouncing ⁽²⁾ Positive edge with debouncing ⁽²⁾
СМА	prevent fu disabled i Comparat 0 0 0 0 0 0 1	Inther event f they are c tor Interrupt 0 0 1 1 1 0	s from setti onfigured ir Mode CMA0 0 1 0 1 0	Interrupt Mode Negative (Low) level Positive edge Toggle with debouncing ⁽²⁾ Positive edge with debouncing ⁽²⁾ Negative edge

Notes: 1. CONA must be cleared to 0 before changing CSA [1 - 0].

2. Debouncing modes require the use of Timer 1 to generate the sampling delay.

AT89LP428/828

Table 18-2.	ACSRB – Analog Comparator B Control and Status Register
	AOOID - Analog OOIDparator D OOIntrol and Otatus negister

, .0011	B = 9FH							Reset Value =	= 1100 0000B
Not Bi	t Addressabl	e							
	CSB1	CSI	30 0	CONB	CFB	CENB	CMB2	CMB1	CMB0
Bit	7	6		5	4	3	2	1	0
Symbol	Function								
CSB	Comparat	or B Positiv	e Input Ch	annel Sele	ect ⁽¹⁾				
[1 - 0]	CSB1	CSB0	B+ Chan	nel					
	0	0	AIN0 (P2	.4)					
	0	1	AIN1 (P2	5)					
	1	0	AIN2 (P2	6)					
	1	1	AIN3 (P2	7)					
CONB	CONB = 0		g input pins			log input pins a the comparato			ator. When) before changing
	Comparat	or D Interru							
CFB									CMB [2 - 0] bits a g/clearing bit 6 of
CENB	CENB is s Comparat prevent fu	set. The flag or B Enable	e. Set this t s from setti	eleared by bit to enab ing CFB. V	software. The le the compare Vhen CENB =	interrupt may tator. Clearing t	be enabled/disa	abled by setting the comparate	
	CENB is s Comparat prevent fu disabled it	set. The flag or B Enable orther events	g must be c e. Set this t s from setti onfigured ir	eleared by bit to enab ing CFB. V	software. The le the compare Vhen CENB =	interrupt may tator. Clearing t	be enabled/disa	abled by setting the comparate	g/clearing bit 6 of or output low and
CENB	CENB is s Comparat prevent fu disabled it	set. The flag or B Enable rther events f they are co	g must be c e. Set this t s from setti onfigured ir	eleared by bit to enab ng CFB. V n input-onl	software. The le the compare Vhen CENB =	interrupt may tator. Clearing t	be enabled/disa	abled by setting the comparate	g/clearing bit 6 of or output low and
CENB	CENB is s Comparat prevent fu disabled it Comparat	set. The flag for B Enable inther events f they are co for B Interru	g must be c e. Set this b s from setti onfigured in pt Mode	eleared by bit to enab ng CFB. V n input-onl	software. The le the compara Vhen CENB = y mode.	interrupt may tator. Clearing t	be enabled/disa	abled by setting the comparate	g/clearing bit 6 of or output low and
CENB	CENB is s Comparat prevent fu disabled it Comparat CMB2	set. The flag for B Enable in ther events f they are co for B Interru CMB1	e. Set this to s from setti onfigured in opt Mode CMB0	eleared by bit to enab ng CFB. V n input-onl	software. The le the compara Vhen CENB = y mode. ot Mode e (Low) level	interrupt may tator. Clearing t	be enabled/disa	abled by setting the comparate	g/clearing bit 6 of or output low and
CENB	CENB is s Comparat prevent fu disabled in Comparat CMB2 0	set. The flag for B Enable in ther events f they are co for B Interru CMB1 0	g must be c e. Set this b s from setti onfigured ir opt Mode CMB0 0	eleared by pit to enab ng CFB. V n input-onl Interruj Negativ Positive	software. The le the compara Vhen CENB = y mode. ot Mode e (Low) level	interrupt may b ator. Clearing t 1, the analog i	be enabled/disa	abled by setting the comparate	g/clearing bit 6 of or output low and
CENB	CENB is s Comparat prevent fu disabled it Comparat CMB2 0 0	set. The flag for B Enable orther events f they are co for B Interru CMB1 0 0	g must be c e. Set this b s from setti onfigured ir upt Mode CMB0 0 1	eleared by pit to enab ng CFB. V n input-onl Interru Negativ Positive Toggle v	software. The le the compara Vhen CENB = y mode. ot Mode e (Low) level edge	interrupt may b ator. Clearing t 1, the analog i ng ⁽²⁾	be enabled/disa	abled by setting the comparate	g/clearing bit 6 of or output low and
CENB	CENB is s Comparat prevent fu disabled if Comparat CMB2 0 0 0 0	et. The flag for B Enable in ther events f they are co for B Interru CMB1 0 0 1	e. Set this to s from setti onfigured in opt Mode CMB0 0 1 0	eleared by pit to enab ng CFB. V n input-onl Interru Negativ Positive Toggle v	software. The le the compara Vhen CENB = y mode. ot Mode e (Low) level edge with debouncir edge with del	interrupt may b ator. Clearing t 1, the analog i ng ⁽²⁾	be enabled/disa	abled by setting the comparate	g/clearing bit 6 of or output low and
CENB	CENB is s Comparat prevent fu disabled it Comparat CMB2 0 0 0 0 0	et. The flag for B Enable in ther events f they are co for B Interru CMB1 0 0 1 1 1	g must be c e. Set this t s from setti onfigured ir ppt Mode CMB0 0 1 0 1 0	ileared by bit to enab ng CFB. V n input-onl Interrup Negativ Positive Toggle v Positive	software. The le the compara Vhen CENB = y mode. ot Mode e (Low) level edge with debouncir edge with del	interrupt may b ator. Clearing t 1, the analog i ng ⁽²⁾	be enabled/disa	abled by setting the comparate	g/clearing bit 6 of or output low and
CENB	CENB is s Comparat prevent fu disabled if Comparat CMB2 0 0 0 0 0 0 1	et. The flag or B Enable inther events f they are co f they are co or B Interru CMB1 0 0 1 1 1 0	e. Set this to s from settion figured in topt Mode CMB0 0 1 0 1 0 1 0	eleared by pit to enab ng CFB. V n input-onl Interrup Negativ Positive Toggle v Negativ Toggle	software. The le the compara Vhen CENB = y mode. ot Mode e (Low) level edge with debouncir edge with del	interrupt may b ator. Clearing t 1, the analog i ng ⁽²⁾ bouncing ⁽²⁾	be enabled/disa	abled by setting the comparate	g/clearing bit 6 of or output low and

2. Debouncing modes require the use of Timer 1 to generate the sampling delay.





Table 18-3.	AREF – Analog Comparator Reference Control Register
	AILI – Analog Comparator Reference Control Register

AREF	= AFH						Reset Value =	= 0000 0000B				
Not Bi	t Addressabl	е										
	CBC1 CE		C0 RFB1	RFB0	CAC1	CAC0	RFA1	RFA0				
Bit	7	6	6 5	4	3	2	1	0				
Symbol	Function											
CSC	Comparator B Clock Select											
[1 - 0]	CBC1 CBC0 Clock Source											
	0	0	System Clock									
	0	0	Timer 0 Overflow									
	0	1	Timer 1 Overflow									
	0	1	Timer 2 Overflow	Timer 2 Overflow								
RFB	Comparator B Negative Input Channel Select ⁽¹⁾											
[1 - 0]	CRF1	RFB0	B-channel									
	0	0	AIN2 (P2.6)									
	0	0	Internal V _{AREF-Δ} (~1.2V)									
	0	1	Internal V _{AREF} (~1.3V)									
	0	1	Internal $V_{AREF+\Delta}$ (~1	I.4V)								
CAC	Comparator A Clock Select											
[1 - 0]	CAC1	CAC0	Clock Source									
	0	0	System Clock									
	0	0	Timer 0 Overflow									
	0	1	Timer 1 Overflow									
	0	1	Timer 2 Overflow									
RFB	Comparat	or A Nega	tive Input Channel Se	lect ⁽²⁾								
[1 - 0]	RFA1	RFA0	A-channel									
	0	0	AIN1 (P2.5)									
	0	0	Internal $V_{AREF-\Delta}$ (~1	.2V)								
	0	1	Internal V _{AREF} (~1.3	BV)								
	0	1	Internal $V_{AREF+\Delta}$ (~1	I.4V)								

Notes: 1. CONB (ACSRB.5) must be cleared to 0 before changing RFB [1 - 0].

2. CONA (ACSRA.5) must be cleared to 0 before changing RFA [1 - 0].

19. Programmable Watchdog Timer

The programmable Watchdog Timer (WDT) protects the system from incorrect execution by triggering a system reset when it times out after the software has failed to feed the timer prior to the timer overflow. By Default the WDT counts CPU clock cycles. The prescaler bits, PS0, PS1 and PS2 in SFR WDTCON are used to set the period of the Watchdog Timer from 16K to 2048K clock cycles. The Timer Prescaler can also be used to lengthen the time-out period (see Table 6-2 on page 23) The WDT is disabled by Reset and during Power-down mode. When the WDT times out without being serviced, an internal RST pulse is generated to reset the CPU. See Table 19-1 for the available WDT period selections.

	WDT Prescaler Bits	Period ⁽¹⁾	
PS2	PS2 PS1 PS0		(Clock Cycles)
0	0	0	16K
0	0	1	32K
0	1	0	64K
0	1	1	128K
1	0	0	256K
1	0	1	512K
1	1	0	1024K
1	1	1	2048K

 Table 19-1.
 Watchdog Timer Time-out Period Selection

Note: 1. The WDT time-out period is dependent on the system clock frequency.

Time-out Period = $\frac{2^{(PS+14)}}{\text{Oscillator Frequency}} \times (TPS+1)$

The Watchdog Timer consists of a 14-bit timer with 7-bit programmable prescaler. Writing the sequence 1EH/E1H to the WDTRST register enables the timer. When the WDT is enabled, the WDTEN bit in WDTCON will be set to "1". To prevent the WDT from generating a reset when if overflows, the watchdog feed sequence must be written to WDTRST before the end of the timeout period. To feed the watchdog, two write instructions must be sequentially executed successfully. Between the two write instructions, SFR reads are allowed, but writes are not allowed. The instructions should move 1EH to the WDTRST register and then 1EH to the WDTRST register. An incorrect feed or enable sequence will cause an immediate watchdog reset. The program sequence to feed or enable the watchdog timer is as follows:

MOV WDTRST, #01Eh

MOV WDTRST, #0E1h





19.1 Software Reset

A Software Reset of the AT89LP428/828 is accomplished by writing the software reset sequence 5AH/A5H to the WDTRST SFR. The WDT does not need to be enabled to generate the software reset. A normal software reset will set the SWRST flag in WDTCON. However, if at any time an incorrect sequence is written to WDTRST (i.e. anything other than 1EH/E1H or 5AH/A5H), a software reset will immediately be generated and both the SWRST and WDTOVF flags will be set. In this manner an intentional software reset may be distinguished from a software error-generated reset. The program sequence to generate a software reset is as follows:

MOV WDTRST, #05Ah

MOV WDTRST, #0A5h

Table 19-2. WDTCON – Watchdog Control Reg

WDT	TCON Address = A7H Reset Value = 0000 X000B									
Not E	Bit Addı	ressable								
	F	PS2	PS1	PS0	WDIDLE	_	SWRST	WDTOVF	WDTEN	
Bit		7	6	5	4	3	2	1	0	
Sym	bol	ol Function								
PS2 PS1 PS0		Prescaler Bits for the Watchdog Timer (WDT). When all three bits are cleared to 0, the watchdog timer has a nominal period of 16K clock cycles. When all three bits are set to 1, the nominal period is 2048K clock cycles.								
WDI	DLE	Disable/enable the Watchdog Timer in IDLE Mode. When WDIDLE = 0, WDT continues to count in IDLE mode. When WDIDLE = 1, WDT freezes while the device is in IDLE mode.								
SWR	RST	Software Reset Flag. Set when a software reset is generated by writing the sequence 5AH/A5H to WDTRST. Also set when an incorrect sequence is written to WDTRST. Must be cleared by software.								
WDT	OVF	Watchdog Overflow Flag. Set when a WDT rest is generated by the WDT timer overflow. Also set when an incorrect sequence is written to WDTRST. Must be cleared by software.								
WDT	EN	Watchdog Enable Flag. This bit is READ-ONLY and reflects the status of the WDT (whether it is running or not). The WDT is disabled after any reset and must be re-enabled by writing 1EH/E1H to WDTRST								

Table 19-3.	WDTRST –	Watchdog	Reset	Register

	DTRST Address = A6H (Write-Only)								
Not Bi	it Addressable								
Г								[]	
	_	_	—	_	_	_	_	—	
Bit	7	6	5	4	3	2	1	0	

be written to WDTRST before the time-out interval expires. A software reset is generated by writing the sequence 5AH/A5H to WDTRST.

106 **AT89LP428/828**

20. Instruction Set Summary

The AT89LP428/828 is fully binary compatible with the MCS-51 instruction set. The difference between the AT89LP428/828 and the standard 8051 is the number of cycles required to execute an instruction. Instructions in the AT89LP428/828 may take 1, 2, 3, 4 or 5 clock cycles to complete. The execution times of most instructions may be computed using Table 20-1 on page 107.

Table 20-1. Instruction Execution Times and Exceptions

Generic Instruction Types	Cycle Count Formula			
Most arithmetic, logical, bit and t	# bytes			
Branches and Calls	# bytes + 1			
Single Byte Indirect (i.e. ADD A,		2		
RET, RETI				4
MOVC				3
MOVX			2/	4 ⁽²⁾
MUL				2
DIV				4
INC DPTR				2
		Cloc	k Cycles	
Arithmetic	Bytes	8051	AT89LP	Hex Code
ADD A, Rn	1	12	1	28 - 2F
ADD A, direct	2	12	2	25
ADD A, @Ri	1	12	2	26 - 27
ADD A, #data	2	12	2	24
ADDC A, Rn	1	12	1	38 - 3F
ADDC A, direct	2	12	2	35
ADDC A, @Ri	1	12	2	36 - 37
ADDC A, #data	2	12	2	34
SUBB A, Rn	1	12	1	98 - 9F
SUBB A, direct	2	12	2	95
SUBB A, @Ri	1	12	2	96 - 97
SUBB A, #data	2	12	2	94
INC Rn	1	12	1	08 - 0F
INC direct	2	12	2	05
INC @Ri	1	12	2	06 - 07
INC A	2	12	2	04
DEC Rn	1	12	1	18 - 1F
DEC direct	2	12	2	15
DEC @Ri	1	12	2	16 - 17
DEC A	2	12	2	14
INC DPTR	1	24	2	A3
INC /DPTR ⁽¹⁾	2	_	3	A5 A3





MUL AB	1	48	2	A4
DIV AB	1	48	4	84
DA A	1	12	1	D4
		Cloc	k Cycles	
Logical	Bytes	8051	AT89LP	Hex Code
CLR A	1	12	1	E4
CPL A	1	12	1	F4
ANL A, Rn	1	12	1	58 - 5F
ANL A, direct	2	12	2	55
ANL A, @Ri	1	12	2	56 - 57
ANL A, #data	2	12	2	54
ANL direct, A	2	12	2	52
ANL direct, #data	3	24	3	53
ORL A, Rn	1	12	1	48 - 4F
ORL A, direct	2	12	2	45
ORL A, @Ri	1	12	2	46 - 47
ORL A, #data	2	12	2	44
ORL direct, A	2	12	2	42
ORL direct, #data	3	24	3	43
XRL A, Rn	1	12	1	68 - 6F
XRL A, direct	2	12	2	65
XRL A, @Ri	1	12	2	66 - 67
XRL A, #data	2	12	2	64
XRL direct, A	2	12	2	62
XRL direct, #data	3	24	3	63
RL A	1	12	1	23
RLC A	1	12	1	33
RR A	1	12	1	03
RRC A	1	12	1	13
SWAP A	1	12	1	C4
		Cloc	k Cycles	
Data Transfer	Bytes	8051	AT89LP	Hex Code
MOV A, Rn	1	12	1	E8 - EF
MOV A, direct	2	12	2	E5
MOV A, @Ri	1	12	2	E6 - E7
MOV A, #data	2	12	2	74
MOV Rn, A	1	12	1	F8 - FF
MOV Rn, direct	2	24	2	A8 - AF
MOV Rn, #data	2	12	2	78 - 7F

Table 20-1.	Instruction Execution Times and Exceptions (Continued)
-------------	--

MOV direct, A	2	12	2	F5
MOV direct, Rn	2	24	2	88 - 8F
MOV direct, direct	3	24	3	85
MOV direct, @Ri	2	24	2	86 - 87
MOV direct, #data	3	24	3	75
MOV @Ri, A	1	12	1	F6 - F7
MOV @Ri, direct	2	24	2	A6 - A7
MOV @Ri, #data	2	12	2	76 - 77
MOV DPTR, #data16	3	24	3	90
MOV /DPTR, #data16 ⁽¹⁾	4	-	4	A5 90
MOVC A, @A+DPTR	1	24	3	93
MOVC A, @A+/DPTR ⁽¹⁾	2	-	4	A5 93
MOVC A, @A+PC	1	24	3	83
MOVX A, @Ri	1	24	2	E2 - E3
MOVX A, @DPTR	1	24	2/4 ⁽²⁾	E0
MOVX A, @/DPTR ⁽¹⁾	2	-	3/5 ⁽²⁾	A5 E0
MOVX @Ri, A	1	24	2	F2 - F3
MOVX @DPTR, A	1	24	2/4 ⁽²⁾	F0
MOVX @/DPTR, A ⁽¹⁾	2	-	3/5 ⁽²⁾	A5 F0
PUSH direct	2	24	2	C0
POP direct	2	24	2	D0
XCH A, Rn	1	12	1	C8 - CF
XCH A, direct	2	12	2	C5
XCH A, @Ri	1	12	2	C6 - C7
XCHD A, @Ri	1	12	2	D6 - D7
		Cloc	k Cycles	
Bit Operations	Bytes	8051	AT89LP	Hex Code
CLR C	1	12	1	C3
CLR bit	2	12	2	C2
SETB C	1	12	1	D3
SETB bit	2	12	2	D2
CPL C	1	12	1	B3
CPL bit	2	12	2	B2
ANL C, bit	2	24	2	82
ANL C, bit	2	24	2	B0
ORL C, bit	2	24	2	72
ORL C, /bit	2	24	2	A0
MOV C, bit	2	12	2	A2
MOV bit, C	2	24	2	92

Table 20-1. Instruction Execution Times and Exceptions (Continued)





		Cloc	k Cycles	
Branching	Bytes	8051	AT89LP	Hex Code
JC rel	2	24	3	40
JNC rel	2	24	3	50
JB bit, rel	3	24	4	20
JNB bit, rel	3	24	4	30
JBC bit, rel	3	24	4	10
JZ rel	2	24	3	60
JNZ rel	2	24	3	70
SJMP rel	2	24	3	80
ACALL addr11	2	24	3	11,31,51,71,91 B1,D1,F1
LCALL addr16	3	24	4	12
RET	1	24	4	22
RETI	1	24	4	32
AJMP addr11	2	24	3	01,21,41,61,81 A1,C1,E1
LJMP addr16	3	24	4	02
JMP @A+DPTR	1	24	2	73
JMP @A+PC ⁽¹⁾	2	-	3	A5 73
CJNE A, direct, rel	3	24	4	B5
CJNE A, #data, rel	3	24	4	B4
CJNE Rn, #data, rel	3	24	4	B8 - BF
CJNE @Ri, #data, rel	3	24	4	B6 - B7
CJNE A, @R0, rel ⁽¹⁾	3	_	4	A5 B6
CJNE A, @R1, rel ⁽¹⁾	3	-	4	A5 B7
DJNZ Rn, rel	2	24	3	D8 - DF
DJNZ direct, rel	3	24	4	D5
NOP	1	12	1	00
BREAK ⁽¹⁾⁽³⁾	2	_	2	A5 00

Table 20-1.	Instruction Execution	Times and Exceptions	(Continued)
-------------	-----------------------	----------------------	-------------

Notes: 1. This escaped instruction is an extension to the instruction set.

2. MOVX @DPTR instructions take 2 clock cycles when accessing ERAM and 4 clock cycles when accessing FDATA or CODE. (3 and 5 cycles for MOVX @/DPTR).

3. The BREAK instruction acts as a 2 cycle NOP.

21. Register Index

Name	Address	Description Index
ACC	E0H	
ACSRA	97H	Table 18-1 on page 102
ACSRB	9FH	Table 18-2 on page 103
AREF	AFH	Table 18-3 on page 104
В	F0H	
CLKREG	8FH	Table 6-2 on page 23
DPCF (AUXR1)	A2H	Table 5-4 on page 19
DPH0	83H	Section 5.1 on page 17
DPH1	85H	Section 5.1 on page 17
DPL0	82H	Section 5.1 on page 17
DPL1	83H	Section 5.1 on page 17
GPIEN	9CH	Table 15-3 on page 76
GPIF	9DH	Table 15-4 on page 76
GPLS	9BH	Table 15-2 on page 76
GPMOD	9AH	Table 15-1 on page 75
IE	A8H	Table 9-2 on page 32
IE2	B4H	Table 9-5 on page 33
IP	B8H	Table 9-3 on page 32
IP2	B5H	Table 9-6 on page 34
IPH	B7H	Table 9-4 on page 33
IP2H	B6H	Table 9-7 on page 34
MEMCON	96H	Table 3-4 on page 14
P1	90H	Table 10-3 on page 36
P1M0	C2H	Table 10-2 and Table 10-3 on page 36
P1M1	СЗН	Table 10-2 and Table 10-3 on page 36
P2	A0H	Table 10-3 on page 36
P2M0	C4H	Table 10-2 and Table 10-3 on page 36
P2M1	C5H	Table 10-2 and Table 10-3 on page 36
P3	B0H	Table 10-3 on page 36
P3M0	C6H	Table 10-2 and Table 10-3 on page 36
P3M1	C7H	Table 10-2 and Table 10-3 on page 36
P4	СОН	Table 10-3 on page 36
P4M0	BEH	Table 10-2 and Table 10-3 on page 36
P4M1	BFH	Table 10-2 and Table 10-3 on page 36
PAGE	86H	Table 3-3 on page 11
PCON	87H	Table 8-1 on page 29

 Table 21-1.
 Special Function Register Cross Reference





Special Function Register Cross Reference (Continued)		
D0H		
СВН	Section 12.1 on page 53	
CAH	Section 12.1 on page 53	
94H	Table 11-1 on page 41	
95H	Table 11-1 on page 41	
92H	Table 11-1 on page 41	
93H	Table 11-1 on page 41	
A9H	Section 16.7 on page 90	
B9H	Section 16.7 on page 90	
99H	Section 16.3 on page 81	
98H	Table 16-1 on page 78	
81H		
E9H	Table 17-3 on page 97	
EAH	Table 17-2 on page 97	
E8H	Table 17-4 on page 98	
D1H	Table 13-1 on page 63	
D4H	Table 13-4 on page 64	
D5H	Table 13-5 on page 65	
D3H	Table 13-2 on page 63	
D2H	Table 13-3 on page 63	
C8H	Table 12-3 on page 53	
C9H	Table 12-4 on page 54	
88H	Table 11-2 on page 45	
91H	Table 11-4 on page 47	
8CH	Table 11-1 on page 41	
8DH	Table 11-1 on page 41	
CDH	Section 12.1 on page 53	
8AH	Table 11-1 on page 41	
8BH	Table 11-1 on page 41	
ССН	Section 12.1 on page 53	
89H	Table 11-3 on page 46	
A7H	Table 19-2 on page 106	
A6H	Table 19-3 on page 106	
	D0H CBH CAH 94H 95H 92H 93H A9H 92H 93H A9H B9H 99H 93H A9H B9H 99H 98H 81H E9H B1H E9H B1H E9H S1H E9H 81H E9H S2H B9H S4H D1H D4H D5H D3H D2H C8H D2H C8H S2H S2H	

Table 21-1. Special Function Register Cross Reference (Continued)

22. On-chip Debug System

The AT89LP428/828 On-chip Debug (OCD) System uses a 2-wire serial interface to control program flow; read, modify, and write the system state; and program the nonvolatile memory. The OCD System has the following features:

- Complete program flow control
- Read-modify-write access to all internal SFRs and data memories
- Four hardware program address breakpoints
- Unlimited program software breakpoints using BREAK instruction
- · Break on change in program memory flow
- · Break on stack overflow/underflow
- Break on Watchdog overflow
- Break on reset
- Non-intrusive operation
- · Programming of nonvolatile memory

22.1 Physical Interface

The On-chip Debug System uses a 2-wire synchronous serial interface to establish communication between the target device and the controlling emulator system. The OCD interface is controlled by two User Fuses. OCD is enabled by clearing the OCD Enable Fuse. The OCD device connections are shown in Figure 22-1. When OCD is enabled, the RST port pin is configured as an input for the Debug Clock (DCL). Either the XTAL1, XTAL2 or P3.7 pin is configured as a bi-directional data line for the Debug Data (DDA) depending on the clock source selected. If the Internal RC Oscillator is selected, XTAL1 is configured as DDA (A). If the External Clock is selected, XTAL2 is configured as DDA (B). If the Crystal Oscillator is selected, P3.7 is configured as DDA (C). When OCD is enabled, the type of interface used depends on the OCD Interface Select User Fuse. This fuse selects between a normal Two-wire Interface (TWI) and a fast Two-wire Interface (FTWI). It is the duty of the user to program this fuse to the correct setting for their debug system at the same time they enable OCD (see "User Configuration Fuses" on page 121).

When designing a system where On-chip Debug will be used, the following observations must be considered for correct operation:

- P3.6/RST cannot be connected directly to V_{CC} and any external capacitors connected to RST must be removed.
- All external reset sources must be removed.
- If P3.7 needs to be debugged in-system using the crystal oscillator, the external clock option should be selected. The quartz crystal and any capacitors on XTAL1 or XTAL2 must be removed and an external clock signal must be driven on XTAL1. Some emulator systems may provide a user-configurable clock for this purpose.








Figure 22-1. AT89LP428/828 On-chip Debug Connections

22.2 Software Breakpoints

The AT89LP428/828 microcontroller includes a BREAK instruction for implementing program memory breakpoints in software. A software breakpoint can be inserted manually by placing the BREAK instruction in the program code. Some emulator systems may allow for automatic insertion/deletion of software breakpoints. The Flash memory must be re-programmed each time a software breakpoint is changed. Frequent insertions/deletions of software breakpoints will reduce the endurance of the nonvolatile memory. Devices used for debugging purposes should not be shipped to end customers. The BREAK instruction is treated as a two-cycle NOP when OCD is disabled.

22.3 Limitations of On-chip Debug

The AT89LP428/828 is a fully-featured microcontroller that multiplexes several functions on its limited I/O pins. Some device functionality must be sacrificed to provide resources for On-chip Debugging. The On-chip Debug System has the following limitations:

- The Debug Clock pin (DCL) is physically located on that same pin as Port Pin P3.6 and the External Reset (RST). Therefore, neither P3.6 nor an external reset source may be emulated when OCD is enabled.
- When using the Internal RC Oscillator during debug, DDA is located on the XTAL1/P4.0 pin. The P4.0 I/O function cannot be emulated in this mode.
- When using the External Clock during debug, DDA is located on the XTAL2/P4.1 pin and the system clock drives XTAL1/P4.0. The P4.1 I/O and CLKOUT functions cannot be emulated in this mode.
- When using the Crystal Oscillator during debug, DDA is located on the P3.7 pin and the crystal connects to XTAL1/P4.0 and XTAL2/P4.1. The P3.6 I/O function cannot be emulated in this mode.

23. Programming the Flash Memory


The Atmel AT89LP428/828 microcontroller features 4K/8K bytes of on-chip In-System Programmable Flash program memory and 512/1024 bytes of nonvolatile Flash data memory. In-System Programming allows programming and reprogramming of the microcontroller positioned inside the end system. Using a simple 4-wire SPI interface, the programmer communicates serially with the AT89LP428/828 microcontroller, reprogramming all nonvolatile memories on the chip. In-System Programming eliminates the need for physical removal of the chips from the system. This will save time and money, both during development in the lab, and when updating the software or parameters in the field. The programming interface of the AT89LP428/828 includes the following features:


- 4-wire SPI Programming Interface
- Active-low Reset Entry into Programming
- Slave Select Allows Multiple Devices on Same Interface
- User Signature Array
- Flexible Page Programming
- Row Erase Capability
- Page Write with Auto-Erase Commands
- Programming Status Register

For more detailed information on In-System Programming, refer to the Application Note entitled "AT89LP In-System Programming Specification".

23.1 Physical Interface

Flash Programming utilizes the Serial Peripheral Interface (SPI) pins of an AT89LP428/828 microcontroller. The SPI is a full-duplex synchronous serial interface consisting of four wires: Serial Clock (SCK), Master-in/Slave-out (MISO), Master-out/Slave-in (MOSI), and an active-low Slave Select (\overline{SS}). When programming an AT89LP428/828 device, the programmer always operates as the SPI master, and the target system always operates as the SPI slave. To enter or remain in Programming mode the device's reset line (\overline{RST}) must be held active (low). With the addition of VCC and GND, an AT89LP428/828 microcontroller can be programmed with a minimum of seven connections as shown in Figure 23-1.









The Programming Interface is the only means of externally programming the AT89LP428/828 microcontroller. The Interface can be used to program the device both in-system and in a standalone serial programmer. The Interface does not require any clock other than SCK and is not limited by the system clock frequency. During Programming, the system clock source of the target device can operate normally.

When designing a system where In-System Programming will be used, the following observations must be considered for correct operation:

- The ISP interface uses the SPI clock mode 0 (CPOL = 0, CPHA = 0) exclusively with a maximum frequency of 5 MHz.
- The AT89LP428/828 will enter programming mode only when its reset line (RST) is active (low). To simplify this operation, it is recommended that the target reset can be controlled by the In-System programmer. To avoid problems, the In-System programmer should be able to keep the entire target system reset for the duration of the programming cycle. The target system should never attempt to drive the four SPI lines while reset is active.
- The RST input may be disabled to gain an extra I/O pin. In these cases, the RST pin will
 always function as a reset during power up. To enter programming the RST pin must be
 driven low prior to the end of Power-on Reset (POR). After POR has completed, the device
 will remain in ISP mode until RST is brought high. Once the initial ISP session has ended, the
 power to the target device must be cycled OFF and ON to enter another session.
- The SS pin should not be left floating during reset if ISP is enabled.
- The ISP Enable Fuse must be set to allow programming during any reset period. If the ISP Fuse is disabled, ISP may only be entered at POR.
- For standalone programmers, RST may be tied directly to GND to ensure correct entry into Programming mode regardless of the device settings.

23.2 Memory Organization

The AT89LP428/828 offers 4K/8K bytes of In-System Programmable (ISP) nonvolatile Flash code memory and 512/1024 bytes of nonvolatile Flash data memory. In addition, the device contains a 128-byte User Signature Array and a 64-byte read-only Atmel Signature Array. The memory organization is shown in Tables 23-1 and 23-2 and Figure 23-2. The memory is divided into pages of 64 bytes each. A single read or write command may only access a single page in the memory. Each memory type resides in its own address space and is accessed by commands specific to that memory. However, all memory types share the same page size.


User configuration fuses are mapped as a row in the memory, with each byte representing one fuse. From a programming standpoint, fuses are treated the same as normal code bytes except they are not affected by Chip Erase. Fuses can be enabled at any time by writing 00h to the appropriate locations in the fuse row. However, to disable a fuse, i.e. set it to FFh, the **entire** fuse row must be erased and then reprogrammed. The programmer should read the state of all the fuses into a temporary location, modify those fuses which need to be disabled, then issue a Fuse Write with Auto-Erase command using the temporary data. Lock bits are treated in a similar manner to fuses except they may only be erased (unlocked) by Chip Erase.


Device #	Code Size	Page Size	# Pages	Address Range
AT89LP428	4K bytes	64 bytes	64	0000H - 0FFFH
AT89LP828	8K bytes	64 bytes	128	0000H - 1FFFH

Table 23-1. Code Memory Size

Table 23-2.	Data Memory Size
-------------	------------------

	,			
Device #	Data Size	Page Size	# Pages	Address Range
AT89LP428	512 bytes	64 bytes	8	0200H - 03FFH
AT89LP828	1024 bytes	64 bytes	16	0200H - 05FFH





23.3 Command Format

Programming commands consist of an opcode byte, two address bytes, and zero or more data bytes. In addition, all command packets must start with a two-byte preamble of AAH and 55H. The preamble increases the noise immunity of the programming interface by making it more difficult to issue unintentional commands. Figure 23-3 on page 118 shows a simplified flow chart of a command sequence.

A sample command packet is shown in Figure 23-4 on page 118. The \overline{SS} pin defines the packet frame. \overline{SS} must be brought low before the first byte in a command is sent and brought back high after the final byte in the command has been sent. The command is not complete until \overline{SS} returns high. Command bytes are issued serially on MOSI. Data output bytes are received serially on MISO. Packets of variable length are supported by returning \overline{SS} high when the final required byte has been transmitted. In some cases command bytes have a don't care value. Don't care bytes in the middle of a packet must be transmitted. Don't care bytes at the end of a packet may be ignored.

Page-oriented instructions always include a full 16-bit address. The higher order bits select the page and the lower order bits select the byte within that page. The AT89LP428/828 allocates 6 bits for byte address and 7 bits for page address. The page to be accessed is always fixed by the page address as transmitted. The byte address specifies the starting address for the first







data byte. After each data byte has been transmitted, the byte address is incremented to point to the next data byte. This allows a page command to linearly sweep the bytes within a page. If the byte address is incremented past the last byte in the page, the byte address will roll over to the first byte in the same page. While loading bytes into the page buffer, overwriting previously loaded bytes will result in data corruption.

For a summary of available commands, see Table 23-3 on page 119.

Figure 23-3. Command Sequence Flow Chart







AT89LP428/828

Table 23-3.	Programming Command Summary
-------------	-----------------------------

Command	Opcode	Addr High	Addr Low	Data 0	Data n
Program Enable ⁽¹⁾	1010 1100	0101 0011	_	_	_
Chip Erase	1000 1010	-	_	_	_
Read Status	0110 0000	XXXX XXXX	XXXX XXXX	Statu	is Out
Load Page Buffer ⁽²⁾	0101 0001	XXXX XXXX	00bb bbbb	Dataln 0	Dataln n
Write Code Page ⁽²⁾	0101 0000	000a aaaa	aabb bbbb	Dataln 0	Dataln n
Write Code Page with Auto-Erase ⁽²⁾	0111 0000	000a aaaa	aabb bbbb	Dataln 0	Dataln n
Read Code Page ⁽²⁾	0011 0000	000a aaaa	aabb bbbb	DataOut 0	DataOut n
Write Data Page ⁽²⁾	1101 0000	0000 0aaa	aabb bbbb	Dataln 0	Dataln n
Write Data Page with Auto-Erase ⁽²⁾	1101 0010	0000 0aaa	aabb bbbb	Dataln 0	Dataln n
Read Data Page ⁽²⁾	1011 0000	0000 0aaa	aabb bbbb	DataOut 0.	DataOut n
Write User Fuses ⁽²⁾⁽³⁾⁽⁴⁾	1110 0001	0000 0000	00bb bbbb	Dataln 0	Dataln n
Write User Fuses with Auto-Erase ⁽²⁾⁽³⁾⁽⁴⁾	1111 0001	0000 0000	00bb bbbb	Dataln 0	Dataln n
Read User Fuses ⁽²⁾⁽³⁾⁽⁴⁾	0110 0001	0000 0000	00bb bbbb	DataOut 0.	DataOut n
Write Lock Bits ⁽²⁾⁽³⁾⁽⁵⁾	1110 0100	0000 0000	00bb bbbb	Dataln 0	Dataln n
Read Lock Bits ⁽²⁾⁽³⁾⁽⁵⁾	0110 0100	0000 0000	00bb bbbb	DataOut 0	DataOut n
Write User Signature Page ⁽²⁾	0101 0010	0000 0000	0abb bbbb	Dataln 0	Dataln n
Write User Signature Page with Auto-Erase ⁽²⁾	0111 0010	0000 0000	0abb bbbb	Dataln 0	Dataln n
Read User Signature Page ⁽²⁾	0011 0010	0000 0000	0abb bbbb	DataOut 0	DataOut n
Read Atmel Signature Page ⁽²⁾⁽⁶⁾	0011 1000	0000 0000	00bb bbbb	DataOut 0	DataOut n

Notes: 1. Program Enable must be the first command issued after entering into programming mode.

2. Any number of Data bytes from 1 to 64 may be written/read. The internal address is incremented between each byte.

3. Each byte address selects one fuse or lock bit. Data bytes must be 00H or FFH.

- 4. See Table 23-6 on page 121 for Fuse definitions.
- 5. See Table 23-5 on page 120 for Lock Bit definitions.
- 6. Atmel Signature Bytes:

Address:	0000H	0001H	0002H
AT89LP428:	1EH	40H	FFH
AT89LP828:	1EH	42H	FFH

7. Symbol Key:

a:	Page Address Bit
b:	Byte Address Bit
x:	Don't Care Bit





23.4 Status Register

The current state of the memory may be accessed by reading the status register. The status register is shown in Table 23-4.

	Ι	-	-	-	LOAD	SUCCESS	WRTINH	BUSY
Bit	7	6	5	4	3	2	1	0

Symbol	Function
LOAD	Load Flag. Cleared low by the load page buffer command and set high by the next memory write. This flag signals that the page buffer was previously loaded with data by the load page buffer command.
SUCCESS	Success Flag. Cleared low at the start of a programming cycle and will only be set high if the programming cycle completes without interruption from the brownout detector (BOD).
WRTINH	Write Inhibit Flag. Cleared low by the BOD whenever programming is inhibited due to V_{CC} falling below the minimum required programming voltage. If a BOD episode occurs during programming, the SUCCESS flag will remain low after the cycle is complete. WRTINH low also forces BUSY low.
BUSY	Busy Flag. Cleared low whenever the memory is busy programming or if write is currently inhibited.

23.5 DATA Polling

The AT89LP428/828 implements DATA polling to indicate the end of a programming cycle. While the device is busy, any attempted read of the last byte written will return the data byte with the MSB complemented. Once the programming cycle has completed, the true value will be accessible. During Erase the data is assumed to be FFH and DATA polling will return 7FH. When writing multiple bytes in a page, the DATA value will be the last data byte loaded before programming begins, not the written byte with the highest physical address within the page.

23.6 Flash Security

The AT89LP428/828 provides two Lock Bits for Flash Code Memory security. Lock bits can be left unprogrammed (FFH) or programmed (00H) to obtain the protection levels listed in Table 23-5. Lock bits can only be erased (set to FFH) by Chip Erase. Lock bit mode 2 disables programming of all memory spaces, including the User Signature Array and User Configuration Fuses. User fuses must be programmed before enabling Lock bit mode 2 or 3. Lock bit mode 3 implements mode 2 and also blocks reads from the code memory; however, reads of the User Signature Array, Atmel Signature Array, and User Configuration Fuses are still allowed.

Program	Lock Bits (by	address)				
Mode 00H 01H		01H	Protection Mode			
1	FFH	FFH	No program lock features			
2	00H	FFH	Further programming of the Flash is disabled			
3	00H	00H	Further programming of the Flash is disabled and verify (read) is also disabled; OCD is disabled			

Table 23-5. Lock Bit Protection Modes

23.7 User Configuration Fuses

The AT89LP428/828 includes 11 user fuses for configuration of the device. Each fuse is accessed at a separate address in the User Fuse Row as listed in Table 23-6. Fuses are cleared by programming 00H to their locations. Programming FFH to a fuse location will cause that fuse to maintain its previous state. To set a fuse (set to FFH), the fuse row must be erased and then reprogrammed using the Fuse Write with Auto-erase command. The default state for all fuses is FFH.

 Table 23-6.
 User Configuration Fuse Definitions

Address	Fuse Name	Description					
		Selects source for the system clock:					
		CS1	CS0	Selected Source			
00 - 01H	Clock Source – CS [0:1] ⁽²⁾	00H	00H	High Speed Crystal Oscillator (XTAL)			
00 - UIH		00H	FFH	Low Speed Crystal Oscillator (XTAL)			
		FFH	00H	External Clock on XTAL1 (XCLK)			
		FFH	FFH	Internal RC Oscillator (IRC)			
		Selects tin	ne-out delay	for the POR/BOD/PWD wake-up period:			
		SUT1	SUT0	Selected Time-out			
02 - 03H	Start un Timo SUIT [0:1]	00H	00H	1 ms (XTAL); 16 µs (XCLK/IRC)			
02 - 036	Start-up Time – SUT [0:1]	00H	FFH	2 ms (XTAL); 512 µs (XCLK/IRC)			
		FFH	00H	4 ms (XTAL); 1 ms (XCLK/IRC)			
		FFH	FFH	16 ms (XTAL); 4 ms (XCLK/IRC)			
04H	Reset Pin Enable ⁽³⁾	FFH: RST pin functions as reset 00H: RST pin functions as general-purpose I/O					
05H	Brown-out Detector Enable	-	vn-out Detect /n-out Detect				
06H	On-chip Debug Enable		chip Debug D chip Debug E				
07H	ISP Enable ⁽³⁾			mming Enabled mming Disabled (Enabled at POR only)			
08H	User Signature Programming	FFH: Programming of User Signature Disabled 00H: Programming of User Signature Enabled					
09H	Tristate Ports	FFH: I/O Ports start in input-only mode (tristated) after reset 00H: I/O Ports start in quasi-bidirectional mode after reset					
0AH	OCD Interface Select	FFH: Fast Two-wire Interface 00H: Do not use					
0BH	In-Application Programming	FFH: In-Application Programming Disabled 00H: In-Application Programming Enabled					

Notes: 1. The default state for all fuses is FFH.

2. Changes to these fuses will only take effect after a device POR.

3. Changes to these fuses will only take effect after the ISP session terminates by bringing \overline{RST} high.





23.8 User Signature and Analog Configuration

The User Signature Array contains 128 bytes of nonvolatile memory in two 64-byte pages. The first page of the User Signature Array (0000H - 003FH) is available for serial numbers, firmware revision information, date codes or other user parameters. The User Signature Array may only be written by an external device when the User Signature Programming Fuse is enabled. When the fuse is enabled, Chip Erase will also erase the first page of the array. When the fuse is disabled, the array is not affected by write or erase commands. Programming of the Signature Array can also be disabled by the Lock Bits. However, reading the signature is always allowed and the array should not be used to store security sensitive information. The User Signature Array may be modified during execution through the In-Application Programming interface, regardless of the state of the User Signature Programming fuse or Lock Bits, provided that the IAP Fuse is enabled. Note that the address of the User Signature Array, as seen by the IAP interface, equals the User Signature address plus 128 (0080H - 00FFH instead of 0000H - 007FH).

The second page of the User Signature Array (0040H - 007FH) contains analog configuration parameters for the AT89LP428/828. Each byte represents a parameter as listed in Table 23-7 and is preset in the factory. The parameters are read at POR and the device is configured accordingly. The second page of the array is not affected by Chip Erase. Other bytes in this page may be used as additional signature space; however, care should be taken to preserve the parameter values when modifying other bytes.

Address	Parameter Name	Description
0040H	RC Oscillator Calibration Byte	The RC Calibration Byte controls the frequency of the internal RC oscillator. The frequency is inversely proportional to the calibration value such that higher values result in lower frequencies. A copy of the factory-set calibration value is stored at location 0008H of the Atmel Signature.

 Table 23-7.
 Analog Configuration Definitions

23.9 Programming Interface Timing

This section details general system timing sequences and constraints for entering or exiting In-System Programming as well as parameters related to the Serial Peripheral Interface during ISP. The general timing parameters for the following waveform figures are listed in section "Timing Parameters" on page 126.

23.9.1 Power-up Sequence

Execute this sequence to enter programming mode immediately after power-up. In the RST pin is disabled or if the ISP Fuse is disabled, this is the only method to enter programming (see "External Reset" on page 26).

- 1. Apply power between Vcc and GND pins. RST should remain low.
- 2. Wait at least t_{PWRUP} and drive \overline{SS} high.
- Wait at least t_{SUT} for the internal Power-on Reset to complete. The value of t_{SUT} will depend on the current settings of the device.
- 4. Start programming session.






Figure 23-5. Serial Programming Power-up Sequence

23.9.2 Power-down Sequence

Execute this sequence to power-down the device after programming.

- 1. Drive SCK low.
- 2. Wait at least t_{SSD} and bring \overline{SS} high.
- 3. Tristate MOSI.
- 4. Wait at least t_{SSZ} and then tristate \overline{SS} and SCK.
- 5. Wait no more than t_{PWRDN} and power off V_{cc} .










23.9.3 ISP Start Sequence

Execute this sequence to exit CPU execution mode and enter ISP mode when the device has passed Power-on Reset and is already operational.

- 1. Drive RST low.
- 2. Drive SS high.
- 3. Wait $t_{RLZ} + t_{STL}$.
- 4. Start programming session.


Figure 23-7. In-System Programming (ISP) Start Sequence




23.9.4 ISP Exit Sequence

Execute this sequence to exit ISP mode and resume CPU execution mode.

- 1. Drive SCK low.
- 1. Wait at least t_{SSD} and drive \overline{SS} high.
- 2. Tristate MOSI.
- 3. Wait at least t_{SSZ} and bring \overline{RST} high.
- 4. Tristate SCK.
- 5. Wait t_{RHZ} and tristate \overline{SS} .







Note: The waveforms on this page are not to scale.


23.9.5 Serial Peripheral Interface

The Serial Peripheral Interface (SPI) is a byte-oriented full-duplex synchronous serial communication channel. During In-System Programming, the programmer always acts as the SPI master and the target device always acts as the SPI slave. The target device receives serial data on MOSI and outputs serial data on MISO. The Programming Interface implements a standard SPI Port with a fixed data order. For In-System Programming, bytes are transferred MSB first as shown in Figure 23-9. The SCK phase and polarity follow SPI clock mode 0 (CPOL = 0, CPHA = 0) where bits are sampled on the rising edge of SCK and output on the falling edge of SCK. For more detailed timing information see Figure 23-10.













23.9.6 Timing Parameters

The timing parameters for Figure 23-5, Figure 23-6, Figure 23-7, Figure 23-8, and Figure 23-10 are shown in Table 23-8.

Symbol	Parameter	Min	Max	Units
t _{CLCL}	System Clock Cycle Time	0	60	ns
t _{PWRUP}	Power On to SS High Time	10		μs
t _{POR}	Power-on Reset Time		100	μs
t _{PWRDN}	SS Tristate to Power Off		1	μs
t _{RLZ}	RST Low to I/O Tristate	t _{CLCL}	2 t _{CLCL}	ns
t _{STL}	RST Low Settling Time	100		ns
t _{RHZ}	RST High to SS Tristate	0	2 t _{CLCL}	ns
t _{scк}	Serial Clock Cycle Time	200 ⁽¹⁾		ns
t _{SHSL}	Clock High Time	75		ns
t _{SLSH}	Clock Low Time	50		ns
t _{SR}	Rise Time		25	ns
t _{SF}	Fall Time		25	ns
t _{SIS}	Serial Input Setup Time	10		ns
t _{SIH}	Serial Input Hold Time	10		ns
t _{SOH}	Serial Output Hold Time		10	ns
t _{SOV}	Serial Output Valid Time		35	ns
t _{SOE}	Output Enable Time		10	ns
t _{SOX}	Output Disable Time		25	ns
t _{SSE}	SS Enable Lead Time	t _{SLSH}		ns
t _{SSD}	SS Disable Lag Time	t _{SLSH}		ns
t _{ZSS}	SCK Setup to SS Low	25		ns
t _{ssz}	SCK Hold after SS High	25		ns
t _{wR}	Write Cycle Time	2.5		ms
t _{AWR}	Write Cycle with Auto-Erase Time	5		ms
t _{ERS}	Chip Erase Cycle Time	7.5		ms

Table 23-8.	Programming Interface Timing Parameter	s
	riogramming interface rinning ratameter	0

Note: 1. t_{SCK} is independent of t_{CLCL} .

24. Electrical Characteristics

24.1 Absolute Maximum Ratings*

Operating Temperature40°C to +85°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground0.7V to +5.5V
Maximum Operating Voltage 5.5V
DC Output Current 15.0 mA

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

24.2 DC Characteristics

 $T_A = -40^{\circ}C$ to 85°C, $V_{CC} = 2.4V$ to 5.5V (unless otherwise noted)

Symbol	Parameter	Condition	Min	Max	Units
V _{IL}	Input Low-voltage		-0.5	0.3 V _{CC}	V
V _{IH}	Input High-voltage		0.7 V _{CC}	V _{CC} + 0.5	V
M	Output Low volto co(1)	I_{OL} = 8 mA, V_{CC} = 5V ±10%		0.4	V
V _{OL}	Output Low-voltage ⁽¹⁾	$I_{OL} = 4 \text{ mA}$	-0.5 $0.3 V$ $0.7 V_{CC}$ $V_{CC} +$ $0.7 V_{CC}$ 0.4 0.4 0.4 $0.75 V_{CC}$ 0.4 $0.75 V_{CC}$ $0.9 V_{CC}$ $0.75 V_{CC}$ $0.9 V_{CC}$ $0.75 V_{CC}$ $0.9 V_{CC}$ $0.9 V_{CC}$ $0.9 V_{CC}$ $0.9 V_{CC}$ $0.10 V_{CC}$ $0.9 V_{CC}$ $0.10 V_{CC}$ $0.9 V_{CC}$ $0.10 V_{CC}$ $0.10 V_{CC}$ $0.10 V_{CC}$	0.4	
		$I_{OH} = -100 \ \mu A, \ V_{CC} = 5V \pm 10\%$	2.4		V
V _{OH}	Output High-voltage With Weak Pull-ups Enabled	I _{OH} = -25 μA	0.75 V _{CC}		V
	That Would I an apo Enabled	I _{OH} = -10 μA	0.9 V _{CC}	0.3 V _{CC} V _{CC} + 0.5 0.4 0.4 0.4 -100 -300 ±10 10/6 5/3 5	V
		I_{OH} = -20 mA, V_{CC} = 5V ±10%	0.75 V _{CC}		
N/	Output High-voltage With Strong Pull-ups Enabled	$I_{OH} = -8$ mA, $V_{CC} = 5V \pm 10\%$	0.9 V _{CC}		
V _{OH1}		I _{OH} = -6 mA	0.75 V _{CC}		
		I _{OH} = -2 mA	0.9 V _{CC}		
I _{IL}	Logic 0 Input Current	V _{IN} = 0.45V		-100	μA
I _{TL}	Logic 1 to 0 Transition Current	$V_{IN} = 2.7V, V_{CC} = 5V \pm 10\%$		-300	μA
ILI	Input Leakage Current	$0 < V_{IN} < V_{CC}$		±10	μA
C _{IO}	Pin Capacitance	Test Freq. = 1 MHz, $T_A = 25^{\circ}C$		10	pF
	Davier Overski Overset	Active Mode, 12 MHz, $V_{CC} = 5V/3V$		10/6	mA
	Power Supply Current	Idle Mode, 12 MHz, $V_{CC} = 5V/3V$		5/3	mA
I _{CC}	Device device Marta(2)	$V_{\rm CC} = 5V$		5	μA
	Power-down Mode ⁽²⁾	V _{CC} = 3V		2	μA

Notes: 1. Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows:

Maximum I_{OL} per port pin: 10 mA

Maximum total I_{OL} for all output pins: 15 mA

If I_{OL} exceeds the test condition, V_{OL} may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

2. Minimum V_{CC} for Power-down is 2V.





24.3 Typical Characteristics

The following charts show typical behavior. These figures are not tested during manufacturing. All current consumption measurements are performed with all I/O pins configured as quasi-bidirectional (with internal pull-ups). A square wave generator with rail-to-rail output is used as an external clock source for consumption versus frequency measurements.

24.3.1 Supply Current (Internal Oscillator)

Figure 24-1. Active Supply Current vs. Vcc (8 MHz Internal Oscillator)





Figure 24-2. Idle Supply Current vs. Vcc (8 MHz Internal Oscillator)



24.3.2 Supply Current (External Clock)





Figure 24-3. Active Supply Current vs. Frequency

Figure 24-4. Idle Supply Current vs. Frequency







24.3.3 Crystal Oscillator





Figure 24-5. Quartz Crystal Input at 5V

Figure 24-6. Ceramic Resonator Input at 5V



24.3.4 Quasi-Bidirectional Input





Figure 24-7. Quasi-bidirectional Input Transition Current at 5V










24.4 Clock Characteristics

The values shown in this table are valid for $T_A = -40^{\circ}C$ to $85^{\circ}C$ and $V_{CC} = 2.4$ to 5.5V, unless otherwise noted.






Table 24-1. External Clock Parameters

		V _{CC} = 2.4	V _{CC} = 2.4V to 5.5V		V _{CC} = 4.0V to 5.5V	
Symbol	Parameter	Min	Max	Min	Max	Units
1/t _{CLCL}	Oscillator Frequency	0	20	0	25	MHz
t _{CLCL}	Clock Period	50		40		ns
t _{CHCX}	External Clock High Time	12		12		ns
t _{CLCX}	External Clock Low Time	12		12		ns
t _{CLCH}	External Clock Rise Time		5		4	ns
t _{CHCL}	External Clock Fall Time		5		4	ns

Table 24-2. Clock Characteristics

Symbol	Parameter	Condition	Min	Max	Units
f _{XTAL}	Crivetel Oscilleter Frequency	Low Speed Oscillator	10	500	kHz
	Crystal Oscillator Frequency	High Speed Oscillator	0.5	25	MHz
f _{RC}	Internal Occillator Fraguency	$T_A = 25^{\circ}C; V_{CC} = 5.0V$	7.92	8.08	MHz
	Internal Oscillator Frequency	V _{DD} = 2.4 to 5.5V	7.60	8.40	MHz

24.5 Reset Characteristics

The values shown in this table are valid for $T_A = -40^{\circ}C$ to $85^{\circ}C$ and $V_{CC} = 2.4$ to 5.5V, unless otherwise noted.

Table 24-3.Reset Characteristics

Symbol	Parameter	Condition	Min	Max	Units
R _{RST}	Reset Pull-up Resistor		50	250	kΩ
V _{POR}	Power-On Reset Threshold		1.3	1.6	V
V _{BOD}	Brown-Out Detector Threshold		1.9	2.2	V
V _{BH}	Brown-Out Detector Hysteresis		200	300	mV
t _{POR}	Power-On Reset Delay		135	150	μs
t _{WDTRST}	Watchdog Reset Pulse Width		16t _{CLCL}		ns

24.6 Serial Peripheral Interface Timing

The values shown in this table are valid for $T_A = -40^{\circ}C$ to $85^{\circ}C$ and $V_{CC} = 2.4$ to 5.5V, unless otherwise noted.

Symbol	Parameter	Min	Max	Units
t _{CLCL}	Oscillator Period	50		ns
t _{scк}	Serial Clock Cycle Time	4t _{CLCL}		ns
t _{SHSL}	Clock High Time	t _{SCK} /2 - 25		ns
t _{SLSH}	Clock Low Time	t _{SCK} /2 - 25		ns
t _{SR}	Rise Time		25	ns
t _{SF}	Fall Time		25	ns
t _{sis}	Serial Input Setup Time	10		ns
t _{SIH}	Serial Input Hold Time	10		ns
t _{SOH}	Serial Output Hold Time		10	ns
t _{SOV}	Serial Output Valid Time		35	ns

Table 24-4. SPI Master Characteristics

Table 24-5. SPI Slave Characteristics

Symbol	Parameter	Min	Max	Units
t _{CLCL}	Oscillator Period	50		ns
t _{scк}	Serial Clock Cycle Time	4t _{CLCL}		ns
t _{SHSL}	Clock High Time	1.5 t _{CLCL} - 25		ns
t _{SLSH}	Clock Low Time	1.5 t _{CLCL} - 25		ns
t _{SR}	Rise Time		25	ns
t _{SF}	Fall Time		25	ns
t _{SIS}	Serial Input Setup Time	10		ns
t _{SIH}	Serial Input Hold Time	10		ns
t _{SOH}	Serial Output Hold Time		10	ns
t _{SOV}	Serial Output Valid Time		35	ns
t _{SOE}	Output Enable Time		10	ns
t _{SOX}	Output Disable Time		25	ns
t _{SSE}	Slave Enable Lead Time	10		ns
t _{SSD}	Slave Disable Lag Time	0		ns





Figure 24-10. SPI Master Timing (CPHA = 0)




Figure 24-11. SPI Slave Timing (CPHA = 0)




Figure 24-12. SPI Master Timing (CPHA = 1)





Figure 24-13. SPI Slave Timing (CPHA = 1)





24.7 Dual Analog Comparator Characteristics

The values shown in this table are valid for $T_A = -40^{\circ}C$ to $85^{\circ}C$ and $V_{CC} = 2.4$ to 5.5V, unless otherwise noted.

Symbol	Parameter	Condition	Min	Max	Units
V _{CM}	Common Mode Input Voltage		GND	V _{DD}	V
V _{OS}	Input Offset Voltage	$V_{CC} = 5.5V$		20	mV
V _{AREF}	Analog Reference Voltage		1.2	1.3	V
$V_{\Delta REF}$	Reference Delta Voltage		70	170	mV
t _{CMP}	Comparator Propagation Delay	$V_{IN+} - V_{IN-} = 20 \text{ mV}; V_{CC} = 2.4 \text{V}$		200	ns
t _{AREF}	Reference Settling Time		3		μs

Table 24-6.	Dual Analog Comparator Characteristics
-------------	--










24.8 Serial Port Timing: Shift Register Mode

The values in this table are valid for V_{CC} = 2.4V to 5.5V and Load Capacitance = 80 pF.


		Variable Oscillator			
Symbol	Parameter	Min Max		Units	
t _{XLXL}	Serial Port Clock Cycle Time	2t _{CLCL} -15		μs	
t _{QVXH}	Output Data Setup to Clock Rising Edge	t _{CLCL} -15		ns	
t _{XHQX}	Output Data Hold after Clock Rising Edge	t _{CLCL} -15		ns	
t _{XHDX}	Input Data Hold after Clock Rising Edge	0		ns	
t _{XHDV}	Input Data Valid to Clock Rising Edge	15		ns	

Figure 24-15. Shift Register Mode Timing Waveform




24.9 Test Conditions

24.9.1 AC Testing Input/Output Waveform⁽¹⁾




Note: 1. AC Inputs during testing are driven at V_{CC} - 0.5V for a logic "1" and 0.45V for a logic "0". Timing measurements are made at V_{IH} min. for a logic "1" and V_{IL} max. for a logic "0".

24.9.2 Float Waveform⁽¹⁾




Note: 1. For timing purposes, a port pin is no longer floating when a 100 mV change from load voltage occurs. A port pin begins to float when 100 mV change from the loaded V_{OH}/V_{OL} level occurs.


24.9.3 I_{CC} Test Condition, Active Mode, All Other Pins are Disconnected




24.9.4 I_{CC} Test Condition, Idle Mode, All Other Pins are Disconnected



24.9.5 Clock Signal Waveform for I_{CC} Tests in Active and Idle Modes, $t_{CLCH} = t_{CHCL} = 5$ ns



24.9.6 I_{cc} Test Condition, Power-down Mode, All Other Pins are Disconnected, V_{cc} = 2V to 5.5V







25. Ordering Information


Speed (MHz)	Power Supply	Ordering Code	Package	Operation Range
20	2.4V to 5.5V	AT89LP428-20AU AT89LP428-20PU AT89LP428-20JU AT89LP428-20MU AT89LP828-20AU AT89LP828-20AU AT89LP828-20PU AT89LP828-20JU AT89LP828-20MU	32A 28P3 32J 32M1-A	Industrial (-40°C to 85°C)
25	4.0V to 5.5V	AT89LP428-25AU AT89LP428-25PU AT89LP428-25JU AT89LP428-25MU AT89LP828-25AU AT89LP828-25PU AT89LP828-25PU AT89LP828-25JU AT89LP828-25MU	32A 28P3 32J 32M1-A	Industrial (-40°C to 85°C)

25.1 Green Package (Pb/Halide-free)

	Package Types				
32A	32-lead, Thin Plastic Quad Flat Package (TQFP)				
28P3	28-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)				
32J	32-lead, Plastic J-leaded Chip Carrier (PLCC)				
32M1-A	32-pad, 5 x 5 x1.0 mm Body, Lead Pitch 0.5 mm, Micro Lead Frame Package (MLF)				

26. Packaging Information


26.1 32A - TQFP








26.2 28P3 - PDIP




26.3 32J – PLCC







26.4 32M1-A – MLF



27. Revision History

Revision No.	History
Revision A – August 2009	Initial Release





	Featu	res	1
1	Pin Co	onfigurations	2
	1.1	28P3 – 28-lead PDIP	2
	1.2	32A – 32-lead TQFP (Top View)	2
	1.3	32J – 32-lead PLCC	2
	1.4	32M1-A – 32-pad MLF(Top View)	2
	1.5	Pin Description	3
2	Overv	iew	5
	2.1	Block Diagram	6
	2.2	Comparison to Standard 8051	7
3	Мето	ory Organization	8
	3.1	Program Memory	9
	3.2	Internal Data Memory	10
	3.3	External Data Memory	11
	3.4	In-Application Programming (IAP)	14
4	Specia	al Function Registers	15
5	Enhar	nced CPU	16
	5.1	Enhanced Dual Data Pointers	17
	5.2	Restrictions on Certain Instructions	20
6	Syster	m Clock	20
	6.1	Crystal Oscillator	21
	6.2	External Clock Source	21
	6.3	Internal RC Oscillator	22
	6.4	System Clock Out	22
	6.5	System Clock Divider	22
7	Reset		23
	7.1	Power-on Reset	23
	7.2	Brown-out Reset	25
	7.3	External Reset	26
	7.4	Watchdog Reset	26
	7.5	Software Reset	26





8	Power	Saving Modes	26
	8.1	Idle Mode	26
	8.2	Power-down Mode	27
9	Interru	ıpts	29
	9.1	Interrupt Response Time	31
	9.2	Interrupt Registers	32
10	I/O Poi	rts	35
	10.1	Port Configuration	35
	10.2	Port 2 Analog Functions	38
	10.3	Port Read-Modify-Write	39
	10.4	Port Alternate Functions	39
11	Enhan	ced Timer 0 and Timer 1 with PWM	41
	11.1	Mode 0 – Variable Width Timer/Counter	42
	11.2	Mode 1 – 16-bit Auto-Reload Timer/Counter	42
	11.3	Mode 2 – 8-bit Auto-Reload Timer/Counter	43
	11.4	Mode 3 – 8-bit Split Timer	44
	11.5	Pulse Width Modulation	47
12	Enhan	ced Timer 2	52
	12.1	Timer 2 Registers	53
	12.2	Capture Mode	55
	12.3	Auto-Reload Mode	55
	12.4	Baud Rate Generator	59
	12.5	Frequency Generator (Programmable Clock Out)	60
13	Compa	are/Capture Array	61
	13.1	CCA Registers	62
	13.2	Input Capture Mode	65
	13.3	Output Compare Mode	66
	13.4	Pulse Width Modulation Mode	68
14	Extern	al Interrupts	74
15	Genera	al-purpose Interrupts	74
16	Serial	Interface (UART)	77
	16.1	Multiprocessor Communications	

16.2	Baud Rates	79
16.3	More About Mode 0	81
16.4	More About Mode 1	85
16.5	More About Modes 2 and 3	87
16.6	Framing Error Detection	90
16.7	Automatic Address Recognition	90
Enhan	ced Serial Peripheral Interface	
17.1	Master Operation	93
17.2	Slave Operation	94
17.3	Pin Configuration	95
17.4	Serial Clock Timing	96
17.5	SPI Registers	97
Dual A	nalog Comparators	
18.1	Analog Input Muxes	
18.2	Internal Reference Voltage	
18.3	Comparator Interrupt Debouncing	100
Progra	ammable Watchdog Timer	105
19.1	Software Reset	106
Instruc	ction Set Summary	107
Regist	er Index	111
On-chi	ip Debug System	113
22.1	Physical Interface	113
22.2	Software Breakpoints	114
22.3	Limitations of On-chip Debug	114
Progra	amming the Flash Memory	115
23.1	Physical Interface	115
23.2	Memory Organization	116
23.3	Command Format	117
23.4	Status Register	120
23.5	DATA Polling	120
23.6	Flash Security	120
23.7	User Configuration Fuses	121
	16.3 16.4 16.5 16.6 16.7 Enhan 17.1 17.2 17.3 17.4 17.5 Dual A 18.1 18.2 18.3 Progra 19.1 Instruc Regist On-ch 22.1 22.3 Progra 23.1 23.2 23.3 23.4 23.5 23.6	16.3 More About Mode 0 16.4 More About Modes 2 and 3 16.5 More About Modes 2 and 3 16.6 Framing Error Detection 16.7 Automatic Address Recognition Enhanced Serial Peripheral Interface





	23.8	User Signature and Analog Configuration	
	23.9	Programming Interface Timing	
24	Electri	cal Characteristics	127
	24.1	Absolute Maximum Ratings*	127
	24.2	DC Characteristics	
	24.3	Typical Characteristics	
	24.4	Clock Characteristics	
	24.5	Reset Characteristics	
	24.6	Serial Peripheral Interface Timing	
	24.7	Dual Analog Comparator Characteristics	135
	24.8	Serial Port Timing: Shift Register Mode	136
	24.9	Test Conditions	136
25	Orderiı	ng Information	138
	25.1	Green Package (Pb/Halide-free)	138
26	Packag	ging Information	139
	26.1	32A – TQFP	
	26.2	28P3 – PDIP	140
	26.3	32J – PLCC	141
	26.4	32M1-A – MLF	142
27	Revisio	on History	143



Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131 USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

Atmel Asia Room 1219

Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369

Atmel Europe Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-**Yvelines Cedex** France Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11

Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Web Site www.atmel.com

Technical Support mcu@atmel.com

Sales Contact www.atmel.com/contacts

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© 2009 Atmel Corporation. All rights reserved. Atmel®, logo and combinations thereof, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.