

Data Sheet (Retired Product)

This product has been retired and is not recommended for new designs. Availability of this document is retained for reference and historical purposes only.

Continuity of Specifications

There is no change to this data sheet as a result of offering the device as a Spansion product. Any changes that have been made are the result of normal data sheet improvement and are noted in the document revision summary.

For More Information

Please contact your local sales office for additional information about Spansion memory solutions.



This page left intentionally blank.

SPANSION™ Flash Memory

Data Sheet



September 2003

This document specifies SPANSION[™] memory products that are now offered by both Advanced Micro Devices and Fujitsu. Although the document is marked with the name of the company that originally developed the specification, these products will be offered to customers of both AMD and Fujitsu.

Continuity of Specifications

There is no change to this datasheet as a result of offering the device as a SPANSION[™] product. Future routine revisions will occur when appropriate, and changes will be noted in a revision summary.

Continuity of Ordering Part Numbers

AMD and Fujitsu continue to support existing part numbers beginning with "Am" and "MBM". To order these products, please use only the Ordering Part Numbers listed in this document.

For More Information

Please contact your local AMD or Fujitsu sales office for additional information about SPANSION[™] memory solutions.





PAGE MODE FLASH MEMORY

CMOS

16M (2M \times 8/1M \times 16) BIT

MBM29PL160TD/BD-75/90

■ DESCRIPTION


The MBM29PL160TD/BD is a 16 M-bit, 3.0 V-only Flash memory organized as 2 M bytes of 8 bits each or 1M words of 16 bits each. The MBM29PL160TD/BD is offered in a 48-pin TSOP (1), and 44-pin SOP packages. The device is designed to be programmed in-system with the standard system 3.0 V Vcc supply. 12.0 V Vpp and 5.0 V Vcc are not required for write or erase operations. The device can also be reprogrammed in standard EPROM programmers.

(Continued)

■ PRODUCT LINE UP

Pa	rt No.	MBM29PL10	60TD/160BD
Ordering Part No.	$Vcc = 3.0 \ V_{-0.3 \ V}^{+0.6 \ V}$	-75	-90
Max Address Access Tim	ne (ns)	75	90
Max Page Address Acces	ss Time (ns)	25	35
Max CE Access Time (ns	3)	75	90
Max OE Access Time (no	3)	25	35

■ PACKAGES





(Continued)

The standard MBM29PL160TD/BD offers access times of 75 ns and 90 ns, allowing operation of high-speed microprocessors without wait states. To eliminate bus contention the device has separate chip enable ($\overline{\text{CE}}$), write enable ($\overline{\text{WE}}$), and output enable ($\overline{\text{OE}}$) controls.

The MBM29PL160TD/BD is pin and command set compatible with JEDEC standard E²PROMs. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state-machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the device is similar to reading from 5.0 V and 12.0 V Flash or EPROM devices.

The MBM29PL160TD/BD is programmed by executing the program command sequence. This will invoke the Embedded Program Algorithm which is an internal algorithm that automatically times the program pulse widths and verifies proper cell margins. Typically, each sector can be programmed and verified in about 2.0 seconds. Erase is accomplished by executing the erase command sequence. This will invoke the Embedded Erase Algorithm which is an internal algorithm that automatically preprograms the array if it is not already programmed before executing the erase operation. During erase, the device automatically times the erase pulse widths and verifies proper cell margins.

Any individual sector is typically erased and verified in 4.8 second (If already preprogrammed).

The device also features a sector erase architecture. The sector mode allows each sector to be erased and reprogrammed without affecting other sectors. The MBM29PL160TD/BD is erased when shipped from the factory.

The device features single 3.0 V power supply operation for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations. A low V_{CC} detector automatically inhibits write operations on the loss of power. The end of program or erase is detected by \overline{Data} Polling of DQ_7 or by the Toggle Bit feature on DQ_6 output pin. Once the end of a program or erase cycle has been comleted, the device internally resets to the read mode.

Fujitsu's Flash technology combines years of Flash memory manufacturing experience to produce the highest levels of quality, reliability, and cost effectiveness. The MBM29PL160TD/BD memory electrically erases all bits within a sector simultaneously via Fowler-Nordhiem tunneling. The bytes/words are programmed one byte/word at a time using the EPROM programming mechanism of hot electron injection.

■ FEATURES

Single 3.0 V read, program and erase

Minimizes system level power requirements

Compatible with JEDEC-standard commands

Uses same software commands as E2PROMs

• Compatible with MASK ROM pinouts

48-pin TSOP (1) (Package suffix: PFTN-Normal Bend Type, PFTR-Reversed Bend Type) 44-pin SOP (Package suffix: PF)

- Minimum 100,000 program/erase cycles
- High performance

25 ns maximum page access time (75 ns maximum random access time)

- An 8 words page read mode function
- Sector erase architecture

One 8 K word, two 4 K words, one 112 K word, and seven 128 K words sectors in word mode One 16 K byte, two 8 K bytes, one 224 K byte, and seven 256 K bytes sectors in byte mode Any combination of sectors can be concurrently erased. Also supports full chip erase.

• Boot Code Sector Architecture

T = Top sector

B = Bottom sector

Embedded Erase^{™*} Algorithms

Automatically pre-programs and erases the chip or any sector

• Embedded program™* Algorithms

Automatically programs and verifies data at specified address

- Data Polling and Toggle Bit feature for detection of program or erase cycle completion
- Ready/Busy output (RY/BY)

Hardware method for detection of program or erase cycle completion

• Automatic sleep mode

When addresses remain stable, automatically switches themselves to low power mode

- Low Vcc write inhibit ≤ 2.5 V
- Erase Suspend/Resume

Suspends the erase operation to allow a read data and/or program in another sector within the same device

Sector protection

Hardware method disables any combination of sectors from program or erase operations


Temporary sector unprotection

Temporary sector unprotection with the software command

- 5 V tolerant (Data, Address, and Control Signals)
- In accordance with CFI (Common Flash Memory Interface)

^{*:} Embedded Erase™ and Embedded Program™ are trademarks of Advanced Micro Devices, Inc.


■ PIN ASSIGNMENTS




■ PIN DESCRIPTIONS

Pin name	Function
A19 to A0, A-1	Address Inputs
DQ ₁₅ to DQ ₀	Data Inputs/Outputs
CE	Chip Enable
OE	Output Enable
WE	Write Enable
BYTE	Selects 8-bit or 16-bit mode
Vss	Device Ground
Vcc	Device Power Supply (2.7 V to 3.6 V)
N.C.	Pin Not Connected Internally

■ BLOCK DIAGRAM



■ LOGIC SYMBOL



■ DEVICE BUS OPERATIONS

MBM29PL160TD/BD User Bus Operation Table (BYTE = VIH)

Operation	CE	ŌĒ	WE	A ₀	A 1	A 6	A 9	DQ ₁₅ to DQ ₀
Auto-Select Manufacture Code *1	L	L	Н	L	L	L	VID	Code
Auto-Select Device Code *1	L	L	Н	Н	L	L	VID	Code
Read *3	L	L	Н	Ao	A 1	A 6	A 9	D оит
Standby	Н	Х	Х	Х	Х	Х	Х	High-Z
Output Disable	L	Н	Н	Х	Х	Х	Х	High-Z
Write (Program/Erase)	L	Н	L	Ao	A 1	A 6	A 9	Din
Enable Sector Protection *2, *4	L	VID	T	L	Н	L	VID	Х
Verify Sector Protection *2, *4	L	L	Н	L	Н	L	VID	Code

Legend: L = V_{IL}, H = V_{IH}, X = V_{IL} or V_{IH}. ☐ = pulse input. See "■DC CHARACTERISTICS" for voltage levels.

MBM29PL160TD/BD User Bus Operation Table (BYTE = VIL)

Operation	CE	ŌĒ	WE	DQ ₁₅ / A ₋₁	A ₀	A 1	A 6	A 9	DQ ₇ to DQ ₀
Auto-Select Manufacture Code *1	L	L	Н	L	L	L	L	VID	Code
Auto-Select Device Code *1	L	L	Н	L	Н	L	L	VID	Code
Read *3	L	L	Н	A -1	Ao	A ₁	A 6	A 9	D оит
Standby	Н	Х	Х	Х	Х	Х	Х	Х	High-Z
Output Disable	L	Н	Н	Х	Χ	Χ	Χ	Χ	High-Z
Write (Program/Erase)	L	Н	L	A -1	A ₀	A ₁	A 6	A 9	DIN
Enable Sector Protection *2, *4	L	VID	T	L	L	Н	L	VID	Х
Verify Sector Protection *2, *4	L	L	Н	L	L	Н	L	VID	Code

Legend: L = V_{IL}, H = V_{IH}, X = V_{IL} or V_{IH}. ☐ = pulse input. See "■DC CHARACTERISTICS" for voltage levels.

^{*1:} Manufacturer and device codes may also be accessed via a command register write sequence. See "MBM29PL160TD/BD Standard Command Definitions Table".

^{*2:} Refer to the section on "Sector Protection" in ■FUNCTIONAL DESCRIPTION.

^{*3:} $\overline{\text{WE}}$ can be V_{IL} if $\overline{\text{OE}}$ is V_{IL} , $\overline{\text{OE}}$ at V_{IH} initiates the write operations.

^{*4:} $Vcc = 3.3 V \pm 10\%$

^{*1:} Manufacturer and device codes may also be accessed via a command register write sequence. See "MBM29PL160TD/BD Standard Command Definitions Table".

^{*2:} Refer to the section on "Sector Protection" in ■FUNCTIONAL DESCRIPTION.

^{*3:} \overline{WE} can be V_{IL} if \overline{OE} is V_{IL} , \overline{OE} at V_{IH} initiates the write operations.

^{*4:} $Vcc = 3.3 V \pm 10\%$

MBM29PL160TD/BD Standard Command Definitions Table

Comma Sequen		Bus Write Cycles	First Write		Secon Write		Third Write		Fourth Bus Read/Write Cycle		Fifth Bus Write Cycle		Sixth Bus Write Cycle	
		Req'd	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read/Reset *1	Word /Byte	1	XXXh	F0h	_		_	_	_		_	_	_	_
Read/Reset *2	Word	3	555h	AAh	2AAh	55h	555h	F0h	RA*2	RD*2				
Reau/Reset -	Byte	3	AAAh	AAII	555h	3311	AAAh	FUII	NA -	רט -	_		_	
Autoselect	Word	3	555h	AAh	2AAh	55h	555h	90h	IA*2	ID*2				
Autoselect	Byte	3	AAAh	AAII	555h	5511	AAAh	9011	IA -	י טו		_		_
Byte/Word	Word	4	555h	AAh	2AAh	55h	555h	A0h	PA	PD				
Program	Byte	4	AAAh	AAII	555h	5511	AAAh	Aun	FA	PD		_		_
Chin Franc	Word	6	555h	AAh	2AAh	55h	555h	80h	555h	AAh	2AAh	55h	555h	10h
Chip Erase	Byte	0	AAAh	AAn	555h	5511	AAAh	oun	AAAh	AAn	555h	5511	AAAh	TON
Sector Erase	Word	6	555h	AAh	2AAh	55h	555h	80h	555h	AAh	2AAh	55h	SA	30h
Sector Erase	Byte	0	AAAh	AAII	555h	5511	AAAh	0011	AAAh	AAII	555h	5511	SA	3011
Sector Erase Suspend	Erase	can be	suspend	ded du	ring sec	tor era	se with	Addr ("H" or "l	_"), Da	ta (B0h))		
Sector Erase Resume	Erase	can be	resume	d after	suspen	d with	Addr ("ŀ	H" or "L	_"), Data	(30h)				
Temporary	Word	4	555h		2AAh	551	555h	Fol	V/V/I	041				
Unprotect Enable	Byte	4	AAAh	AAh	555h	55h	AAAh	E0h	XXXh	01h				_
Temporary	Word		555h		2AAh		555h	FOL	V/V/!	001-				
Unprotect Disable	Byte	4	AAAh	AAh	555h	55h	AAAh	E0h	XXXh	00h	_	_	_	

^{*1:} Both Read/Reset commands are functionally equivalent, resetting the device to the read mode.

Notes: • Address bits A₁₉ to A₁₁ = X = "H" or "L" for all address commands except or Program Address (PA) and Sector Address (SA).

- Bus operations are defined in "MBM29PL160TD/BD User Bus Operation Tables (BYTE = V_{IL})".
- RA = Address of the memory location to be read.
 - IA = Autoselect read address that sets A_6 , A_1 , A_0 .
 - PA = Address of the memory location to be programmed. Addresses are latched on the falling edge of the \overline{WE} pulse.
 - SA = Address of the sector to be erased. The combination of A₁₉, A₁₈, A₁₇, A₁₆, A₁₅, A₁₄, A₁₃, and A₁₂ will uniquely select any sector.
- RD = Data read from location RA during read operation.
 - ID = Device code/manufacture code for the address located by IA.
 - PD = Data to be programmed at location PA. Data is latched on the rising edge of \overline{WE} .
- The system should generate the following address patterns:
 - Word Mode: 555h or 2AAh to addresses A10 to A0
 - Byte Mode: AAAh or 555h to addresses A₁₀ to A₋₁
- The command combinations not described in "MBM29PL160TD/BD Standard Command Definitions Table" are illegal.

^{*2:} The fourth bus cycle is only for read.

MBM29PL160TD/BD Extended Command Definitions Table

Command		Bus Write		Bus Cycle		d Bus Cycle		l Bus Cycle	Fourth Bus Read Cycle	
Sequence		Cycles Req'd	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Set to Fast	Word	3	555h	AAh	2AAh	55h	555h	20h		
Mode	Byte	3	AAAh	AAII	555h	3311	AAAh	2011		_
Fast Program *1	Word	2	XXXh	A0h	PA	PD			_	
rast Flogram	Byte	2	XXXh	Aun		FD	_	_		_
Reset from Fast	Word	2	XXXh	90h	XXXh	F0h *3				
Mode *1	Byte	2	XXXh	9011	XXXh	1 011	_	_		_
Query	Word	2	55h	98h						
Command *2	Byte		AAh	3011						

^{*1:} This command is valid during fast mode.

MBM29PL160TD/BD Sector Protection Verify Autoselect Code Table

	Туре		A19 to A12	A 6	A 1	Ao	A -1*1	Code (HEX)
Manufacture's	Code	Х	Vıl	Vıl	Vıl	VIL	04h	
	MBM29PL160TD	Byte	Х	VIL	VIL	ViH	VIL	27h
Device Code			^	V IL	V IL	VIH	Х	2227h
Device Code	MBM29PL160BD	Byte	Х	VIL	VIL	ViH	VIL	45h
	WIDIWIZ9PL 160DD	Word	^	VIL	VIL	VIH	Х	2245h
Sector Protecti	ion		Sector Addresses	VıL	VIH	VıL	VıL	01h*2
Temporary Sec	ctor Unprotection		Х	VIL	ViH	ViH	VIL	01h*3

^{*1:} A-1 is for Byte mode.

^{*2:} Addresses from system set to A₀ to A₀. The other addresses are "Don't care".

^{*3:} The data "00h" is also acceptable.

^{*2:} Outputs 01h at protected sector addresses and outputs 00h at unprotected sector addresses.

^{*3:} Outputs 01h at temporary sector unprotect and outputs 00h at non temporary sector unprotect.

Expanded Autoselect Code Table

	Туре		Code	DQ ₁₅	DQ ₁₄	DQ ₁₃	DQ ₁₂	DQ ₁₁	DQ ₁₀	DQ ₉	DQ ₈	DQ ₇	DQ ₆	DQ ₅	DQ4	DQ ₃	DQ ₂	DQ ₁	DQ₀
Manufacture's Code*			04h	A-1/0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
	MBM29PL160TD	(B)	27h	A -1	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	0	0	1	0	0	1	1	1
Device	MBM29PL1601D	(W)	2227h	0	0	1	0	0	0	1	0	0	0	1	0	0	1	1	1
Code	MBM29PL160BD	(B)	45h	A-1	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	0	1	0	0	0	1	0	1
	INIDINI29FL 100BD	(W)	2245h	0	0	1	0	0	0	1	0	0	1	0	0	0	1	0	1
Sector Protection*			01h	A-1/0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Tempo Unprot	rary Sector ection		01h	A-1/0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

(B): Byte mode (W): Word mode HI-Z: High-Z

 $^{^*}$: In byte mode, DQ₁₅ to DQ₈ are High-Z and DQ₁₅ is A₋₁, the lowest address.

■ FLEXIBLE SECTOR-ERASE ARCHITECTURE

- One 8 K word, two 4 K words, one 112 K word, and seven 128 K words sectors in word mode.
- One 16 K byte, two 8 K bytes, one 224 K byte, and seven 256 K bytes sectors in byte mode.
- Individual-sector, multiple-sector, or bulk-erase capability.
- Individual or multiple-sector protection is user definable.

MBM29PL160TD Top Boot Sector Architecture

Sector	Sector Size	(× 8) Address Range	(× 16) Address Range
SA0	256 Kbytes or 128 Kwords	000000h to 03FFFFh	00000h to 1FFFFh
SA1	256 Kbytes or 128 Kwords	040000h to 07FFFFh	20000h to 3FFFFh
SA2	256 Kbytes or 128 Kwords	080000h to 0BFFFFh	40000h to 5FFFFh
SA3	256 Kbytes or 128 Kwords	0C0000h to 0FFFFh	60000h to 7FFFFh
SA4	256 Kbytes or 128 Kwords	100000h to 13FFFFh	80000h to 9FFFFh
SA5	256 Kbytes or 128 Kwords	140000h to 16FFFFh	A0000h to BFFFFh
SA6	256 Kbytes or 128 Kwords	180000h to 1BFFFFh	C0000h to DFFFFh
SA7	224 Kbytes or 112 Kwords	1C0000h to 1F7FFFh	E0000h to FBFFFh
SA8	8 Kbytes or 4 Kwords	1F8000h to 1F9FFFh	FC000h to FCFFFh
SA9	8 Kbytes or 4 Kwords	1FA000h to 1FBFFFh	FD000h to FDFFFh
SA10	16 Kbytes or 8 Kwords	1FC000h to 1FFFFFh	FE000h to FFFFFh

MBM29PL160BD Bottom Boot Sector Architecture

Sector	Sector Size	(× 8) Address Range	(× 16) Address Range
SA0	16 Kbytes or 8 Kwords	000000h to 003FFFh	00000h to 01FFFh
SA1	8 Kbytes or 4 Kwords	004000h to 005FFFh	02000h to 02FFFh
SA2	8 Kbytes or 4 Kwords	006000h to 007FFFh	03000h to 03FFFh
SA3	224 Kbytes or 112 Kwords	008000h to 03FFFFh	04000h to 1FFFFh
SA4	256 Kbytes or 128 Kwords	040000h to 07FFFFh	20000h to 3FFFFh
SA5	256 Kbytes or 128 Kwords	080000h to 0BFFFFh	40000h to 5FFFFh
SA6	256 Kbytes or 128 Kwords	0C0000h to 0FFFFFh	60000h to 7FFFFh
SA7	256 Kbytes or 128 Kwords	100000h to 13FFFFh	80000h to 9FFFFh
SA8	256 Kbytes or 128 Kwords	140000h to 17FFFFh	A0000h to BFFFFh
SA9	256 Kbytes or 128 Kwords	180000h to 1BFFFFh	C0000h to DFFFFh
SA10	256 Kbytes or 128 Kwords	1C0000h to 1FFFFFh	E0000h to FFFFFh

Sector Address Table (MBM29PL160TD)

Sector Address	A 19	A 18	A 17	A 16	A 15	A 14	A 13	A 12	(× 8) Address Range	(× 16) Address Range
SA0	0	0	0	Х	Χ	Х	Х	Χ	000000h to 03FFFFh	00000h to 1FFFFh
SA1	0	0	1	Х	Х	Х	Х	Х	040000h to 07FFFFh	20000h to 3FFFFh
SA2	0	1	0	Х	Х	Х	Х	Χ	080000h to 0BFFFFh	40000h to 5FFFFh
SA3	0	1	1	Х	Х	Х	Х	Х	0C0000h to 0FFFFh	60000h to 7FFFFh
SA4	1	0	0	Х	Х	Х	Х	Х	100000h to 13FFFFh	80000h to 9FFFFh
SA5	1	0	1	Х	Х	Х	Х	Х	140000h to 16FFFFh	A0000h to BFFFFh
SA6	1	1	0	Х	Х	Х	Х	Х	180000h to 1BFFFFh	C0000h to DFFFFh
SA7	1	1	1		000	00 - 11	011		1C0000h to 1F7FFFh	E0000h to FBFFFh
SA8	1	1	1	1	1	1	0	0	1F8000h to 1F9FFFh	FC000h to FCFFFh
SA9	1	1	1	1	1	1	0	1	1FA000h to 1FBFFFh	FD000h to FDFFFh
SA10	1	1	1	1	1	1	1	Х	1FC000h to 1FFFFFh	FE000h to FFFFFh

Sector Address Table (MBM29PL160BD)

Sector Address	A 19	A 18	A 17	A 16	A 15	A 14	A 13	A 12	(× 8) Address Range	(× 16) Address Range
SA0	0	0	0	0	0	0	0	Χ	000000h to 003FFFh	00000h to 01FFFh
SA1	0	0	0	0	0	0	1	0	004000h to 005FFFh	02000h to 02FFFh
SA2	0	0	0	0	0	0	1	1	006000h to 007FFFh	03000h to 03FFFh
SA3	0	0	0		001	00 - 11	111		008000h to 03FFFFh	04000h to 1FFFFh
SA4	0	0	1	Х	Х	Х	Х	Х	040000h to 07FFFFh	20000h to 3FFFFh
SA5	0	1	0	Х	Х	Х	Х	Χ	080000h to 0BFFFFh	40000h to 5FFFFh
SA6	0	1	1	Х	Х	Х	Х	Х	0C0000h to 0FFFFh	60000h to 7FFFFh
SA7	1	0	0	Х	Х	Х	Х	Χ	100000h to 13FFFFh	80000h to 9FFFFh
SA8	1	0	1	Х	Х	Х	Х	Х	140000h to 17FFFFh	A0000h to BFFFFh
SA9	1	1	0	Х	Х	Х	Х	Х	180000h to 1BFFFFh	C0000h to DFFFFh
SA10	1	1	1	Х	Х	Х	Х	Х	1C0000h to 1FFFFh	E0000h to FFFFFh

Common Flash Memory Interface Code Table

Description	A ₀ to A ₆	DQ ₁₅ to DQ ₀
Query-unique ASCII string "QRY"	10h 11h 12h	0051h 0052h 0059h
Primary OEM Command Set 2h : AMD/FJ standard type	13h 14h	0002h 0000h
Address for Primary Extended Table	15h 16h	0040h 0000h
Alternate OEM Command Set (00h = not applicable)	17h 18h	0000h 0000h
Address for Alternate OEM Extended Table	19h 1Ah	0000h 0000h
Vcc Min (write/erase) DQ7 to DQ4 : 1 V, DQ3 to DQ0 : 100 mV	1Bh	0027h
Vcc Max (write/erase) DQ ₇ to DQ ₄ : 1 V, DQ ₃ to DQ ₀ : 100 mV	1Ch	0036h
V _{PP} Min voltage	1Dh	0000h
V _{PP} Max voltage	1Eh	0000h
Typical timeout per single byte/ word write 2 ^N μs	1Fh	0004h
Typical timeout for Min size buffer write $2^N \mu s$	20h	0000h
Typical timeout per individual block erase 2 ^N ms	21h	000Ah
Typical timeout for full chip erase 2 ^N ms	22h	0000h
Max timeout for byte/word write 2 ^N times typical	23h	0005h
Max timeout for buffer write 2 ^N times typical	24h	0000h
Max timeout per individual block erase 2 ^N times typical	25h	0004h
Max timeout for full chip erase 2 ^N times typical	26h	0000h
Device Size = 2 ^N byte	27h	0015h
Flash Device Interface description	28h 29h	0002h 0000h
Max number of byte in multi-byte write = 2 ^N	2Ah 2Bh	0000h 0000h
Number of Erase Block Regions within device	2Ch	0004h

Description	A ₀ to A ₆	DQ ₁₅ to DQ ₀
Erase Block Region 1 Information	2Dh 2Eh 2Fh 30h	0000h 0000h 0040h 0000h
Erase Block Region 2 Information	31h 32h 33h 34h	0001h 0000h 0020h 0000h
Erase Block Region 3 Information	35h 36h 37h 38h	0000h 0000h 0080h 0003h
Erase Block Region 4 Information	39h 3Ah 3Bh 3Ch	0006h 0000h 0000h 0004h
Query-unique ASCII string "PRI"	40h 41h 42h	0050h 0052h 0049h
Major version number, ASCII	43h	0031h
Minor version number, ASCII Address Sensitive Unlock 0 = Required 1 = Not Required	44h 45h	0030h 0000h
Erase Suspend 0 = Not Supported 1 = To Read Only 2 = To Read & Write	46h	0002h
Sector Protect 0 = Not Supported X = Number of sectors in per group	47h	0001h
Sector Temporary Unprotect 00 = Not Supported 01 = Supported	48h	0001h
Sector Protection Algorithm	49h	0004h
Number of Sector for Bank 2	4Ah	00h
Burst Mode Type 00 = Not supported	4Bh	00h
Page Mode Type 00 = Not supported 01 = 4 word Page 02 = 8 word Page	4Ch	02h

■ FUNCTIONAL DESCRIPTION

Random Read Mode

The MBM29PL160TD/BD has two control functions which must be satisfied in order to obtain data at the outputs. $\overline{\text{CE}}$ is the power control and should be used for a device selection. $\overline{\text{OE}}$ is the output control and should be used to gate data to the output pins if a device is selected.

Address access time (tACC) is equal to the delay from stable addresses to valid output data. The chip enable access time (tCE) is the delay from stable addresses and stable \overline{CE} to valid data at the output pins. The output enable access time is the delay from the falling edge of \overline{OE} to valid data at the output pins (Assuming the addresses have been stable for at least tACC - tOE time). See "(1) AC Waveforms for Read Operations" in ■TIMING DIAGRAM for timing specifications. When reading out a data without changing addresses after powe-up, it is necessary to input hardware reset or to change \overline{CE} pin from "H" to "L".

Page Read Mode

The MBM29PL160TD/BD is capable of fast Page read mode and is compatible with the Page mode MASK ROM read operation. This mode provides faster read access speed for random locations within a page. The Page size of the MBM29PL160TD/BD device is 8 words, or 16 bytes, within the appropriate Page being selected by the higheraddress bits A_2 to A_0 (in the word mode) and A_2 to A_0 (in the byte mode) determining the specific word/byte within that page. This is an asynchronous operation with the microprocessor supplying the specific word or byte location.

The rondom or initial page access is equal to t_{ACC} and subsequent Page read access (as long as the locations specified by the microprocessor fall within that Page) is equivalent to t_{PACC} . Here again, \overline{CE} selects the device and \overline{OE} is the output control and should be used to gate data to the output pins if the device is selected. Fast Page mode accesses are obtained by keeping A_{19} to A_{3} constant and changing A_{2} to A_{0} to select the specific word, or changing A_{2} to A_{-1} to select the specific byte, within that page. See "(2) AC Waveforms for Page Read Mode Operations" in \blacksquare TIMING DIAGRAM for timing specifications.

Standby Mode

The MBM29PL160TD/BD has a standby mode, a CMOS standby mode ($\overline{\text{CE}}$ input held at Vcc ±0.3 V.), when the current consumed is less than 50 μ A. During Embedded Algorithm operation, Vcc Active current (lcc2) is required even $\overline{\text{CE}}$ = "H". The device can be read with standard access time (tcE) from standby modes.

In the standby mode, the outputs are in the high-impedance state, independent of the \overline{OE} input. If the device is deselected during erasure or programming, the device will draw active current until the operation is completed.

Automatic Sleep Mode

There is a function called automatic sleep mode to restrain power consumption during read-out of MBM29PL160TD/BD data. This mode can be used effectively with an application requesting low power consumption such as handy terminals.

To activate this mode, MBM29PL160TD/BD automatically switches itself to low power mode when addresses remain stable for 150 ns. It is not necessary to control $\overline{\text{CE}}$, $\overline{\text{WE}}$, and $\overline{\text{OE}}$ in this mode. During such mode, the current consumed is typically 50 μA (CMOS Level).

Standard address access timings provide new data when addresses are changed. While in sleep mode, output data is latched and always available to the system.

Output Disable

If the $\overline{\text{OE}}$ input is at a logic high level (V_{IH}), output from the device is disabled. This will cause the output pins to be in a High-Z state.

Autoselect

The Autoselect mode allows the reading out of a binary code from the device and will identify its manufacturer and type. The intent is to allow programming equipment to automatically match the device to be programmed with its corresponding programming algorithm. The Autoselect command may also be used to check the status of write-protected sectors (See "MBM29PL160TD/BD Sector Protection Verify Autoselect Code Table" and "Expanded Autoselect Code Table" in **DEVICE BUS OPERATIONS**). This mode is functional over the entire temperature range of the device.

To activate this mode, the programming equipment must force V_{ID} (11.5 V to 12.5 V) on address pin A₉. Two identifier bytes may then be sequenced from the devices outputs by toggling address A₀ from V_{IL} to V_{IH} . All addresses are DON'T CARES except A₀, A₁, and A₆ (A₋₁). (See "MBM29PL160TD/BD User Bus Operation Table (BYTE = V_{IH} or $\overline{\text{BYTE}} = V_{\text{IL}}$)" in \blacksquare DEVICE BUS OPERATIONS.) (Recommend to set VIL for the other addresses pins.)

The manufacturer and device codes may also be read via the command register, for instances when the MBM29PL160TD/BD is erased or programmed in a system without access to high voltage on the A₃ pin. The command sequence is illustrated in "MBM29PL160TD/BD Standard Command Definitions Table" in ■DEVICE BUS OPERATIONS (see "Autoselect Command" in ■COMMAND DEFINITIONS.

Word 0 ($A_0 = V_{IL}$) represents the manufacture's code and word 1 ($A_0 = V_{IH}$) represents the device identifier code. For the MBM29PL160TD/BD these two bytes are given in "Expanded Autoselect Code Table" (\blacksquare DEVICE BUS OPERATIONS). All identifiers for manufactures and device will exhibit odd parity with DQ7 defined as the parity bit. In order to read the proper device codes when executing the Autoselect, A_1 must be V_{IL} . (See "MBM29PL160TD/BD User Bus Operation Table ($\overline{BYTE} = V_{IH}$ or $\overline{BYTE} = V_{IL}$)" in \blacksquare DEVICE BUS OPERATIONS.)

If $\overline{\mathsf{BYTE}} = \mathsf{V}_{\mathsf{IL}}$ (for byte mode), the device code is 27h (for top boot block) or 45h (for bottom boot block). If $\overline{\mathsf{BYTE}} = \mathsf{V}_{\mathsf{IH}}$ (for word mode), the device code is 2227h (for top boot block) or 2245h (for bottom boot block).

In order to determine which sectors are write protected, A_1 must be at V_{IH} while running through the sector addresses; if the selected sector is protected, a logical '1' will be output on DQ_0 ($DQ_0 = 1$).

Write

Device erasure and programming are accomplished via the command register. The command register is written by bringing \overline{WE} to V_{IL} , while \overline{CE} is at V_{IL} and \overline{OE} is at V_{IH} . Addresses are latched on the falling edge of \overline{CE} or \overline{WE} , whichever occurs later, while data is latched on the rising edge of \overline{CE} or \overline{WE} pulse, whichever occurs first. Standard microprocessor write timings are used. See "(3) AC Waveforms for Alternate \overline{WE} Controlled Program Operations", "(4) AC Waveforms for Alternate \overline{CE} Controlled Program Operations", and "(5) AC Waveforms for Chip/Sector Erase Operations" in \blacksquare TIMING DIAGRAM.

Refer to ■AC CHARACTERISTICS and ■TIMING DIAGRAM for specific timing parameters.

Sector Protection

The MBM29PL160TD/BD features hardware sector protection. This feature will disable both program and erase operations in any number of sectors (0 through 10). The sector protection feature is enabled using programming equipment at the user's site. The device is shipped with all sectors unprotected.

To activate this mode, the programming equipment must force V_{ID} on address pin A_9 and control pin \overline{OE} , $\overline{CE} = V_{IL}$, $A_0 = A_6 = V_{IL}$, $A_1 = V_{IH}$. The sector addresses pins $(A_{19}, A_{18}, A_{17}, A_{16}, A_{15}, A_{14}, A_{13}, and A_{12})$ should be set to the sector to be protected. "Sector Address Table (MBM29PL160TD)" and "Sector Address Table (MBM29PL160BD)" in **\boldsymbol{\boldsymbol{B}}** FLEXIBLE SECTOR-ERASE ARCHITECTURE define the sector address for each of the eleven (11) individual sectors. Programming of the protection circuitry begins on the falling edge of the \overline{WE} pulse and is terminated with the rising edge of the same. Sector addresses must be held constant during the \overline{WE} pulse. See "(11) AC Waveforms for Sector Protection Timing Diagram" in **\boldsymbol{\boldsymbol{B}}** TIMING DIAGRAM and "(5) Sector Protection Algorithm" in **\boldsymbol{\boldsymbol{B}}** FLOW CHART for sector protection waveforms and algorithm.

To verify programming of the protection circuitry, the programming equipment must force V_{ID} on address pin A₉ with $\overline{\text{CE}}$ and $\overline{\text{OE}}$ at V_{IL} and $\overline{\text{WE}}$ at V_{IH}. Scanning the sector addresses (A₁₉, A₁₈, A₁₇, A₁₆, A₁₅, A₁₄, A₁₃, and A₁₂)

while $(A_6, A_1, A_0) = (0, 1, 0)$ will produce a logical "1" at device output DQ $_0$ for a protected sector. Otherwise the device will read 00h for an unprotected sector. In this mode, the lower order addresses, except for A_0 , A_1 , and A_6 are DON'T CARES. Address locations with $A_1 = V_{IL}$ are reserved for Autoselect manufacturer and device codes. A_{-1} requires to V_{IL} in byte mode.

It is also possible to determine if a sector is protected in the system by writing an Autoselect command. Performing a read operation at the address location XX02h, where the higher order addresses pins (A₁9, A₁8, A₁7, A₁6, A₁5, A₁4, A₁3, and A₁2) represents the sector address will produce a logical "1" at DQ₀ for a protected sector. See "MBM29PL160TD/BD Sector Protection Verify Autoselect Code Table" and "Expanded Autoselect Code Table" in ■DEVICE BUS OPERATIONS for Autoselect codes.

Word/Byte Configuration

The BYTE pin selects the byte (8-bit) mode or word (16-bit) mode for the MBM29PL160TD/BD device. When this pin is driven high, the device operates in the word (16-bit) mode. The data is read and programmed at DQ₁₅ to DQ₀. When this pin is driven low, the device operates in byte (8-bit) mode. Under this mode, DQ₁₅/A₋₁ pin becomes the lowest address bit and DQ₁₄ to DQ₀ bits are High-Z. However, the command bus cycle is always an 8-bit operation and hence commands are written at DQ₂ to DQ₀ and DQ₁₅ to DQ₀ bits are ignored. Refer to "(8) Timing Diagram for Word Mode Configuration", "(9) Timing Diagram for Byte Mode Configuration", and "(10) BYTE Timing Diagram for Write Operations" in ■TIMING DIAGRAM for the timing diagrams.

■ COMMAND DEFINITIONS

Device operations are selected by writing specific address and data sequences into the command register. Writing incorrect address and data values or writing them in an improper sequence will reset the device to the read mode. "MBM29PL160TD/BD Standard Command Definitions Table" in ■DEVICE BUS OPERATIONS defines the valid register command sequences. Note that the Erase Suspend (B0h) and Erase Resume (30h) commands are valid only while the Sector Erase operation is in progress. Moreover both Read/Reset commands are functionally equivalent, resetting the device to the read mode. Please note that commands are always written at DQ₂ to DQ₀ and DQ₁₅ to DQ₀ bits are ignored.

Read/Reset Command

In order to return from Autoselect mode or Exceeded Timing Limits ($DQ_5 = 1$) to read mode, the read/reset operation is initiated by writing the Read/Reset command sequence into the command register. Microprocessor read cycles retrieve array data from the memory. The device remains enabled for reads until the command register contents are altered.

The device will automatically power-up in the Read/Reset state. In this case, a command sequence is not required to read data. Standard microprocessor read cycles will retrieve array data. This default value ensures that no spurious alteration of the memory contents occurs during the power transition. Refer to "Read Only Operations Characteristics" in ■AC CHARACTRISTICS and ■TIMING DIAGRAM for specific timing parameters. (See "(1) AC Waveforms for Read Operations" and "(2) AC Waveforms for Page Read Mode Operations" in ■TIMING DIAGRAM.)

Autoselect Command

Flash memories are intended for use in applications where the local CPU alters memory contents. As such, manufactures and device codes must be accessible while the device resides in the target system. PROM programmers typically access the signature codes by raising A₉ to a high voltage. However, multiplexing high voltage onto the address lines is not generally desired system design practice.

The device contains an Autoselect command operation to supplement traditional PROM programming methodology. The operation is initiated by writing the Autoselect command sequence into the command register. Following the last command write, a read cycle from address XX00h retrieves the manufacture code of 04h. A read cycle from address XX01h for ×16 (XX02h for ×8) retrieves the device code (MBM29PL160TD = 27h and MBM29PL160BD = 45h for ×8 mode; MBM29PL160TD = 2227h and MBM29PL160BD = 2245h for ×16 mode). (See "MBM29PL160TD/BD Sector Protection Verify Autoselect Code Table" and "Expanded Autoselect Code Table" in ■DEVICE BUS OPERATIONS.)

All manufactures and device codes will exhibit odd parity with DQ $_7$ defined as the parity bit. The sector state (protection or unprotection) will be indicated by address XX02h for ×16 (XX04h for ×8). Scanning the sector addresses (A₁₉, A₁₈, A₁₇, A₁₆, A₁₅, A₁₄, A₁₃, and A₁₂) while (A₆, A₁, A₀) = (0, 1, 0) will produce a logical "1" at device output DQ $_0$ for a protected sector. The programming verification should be perform margin mode verification on the protected sector. (See "MBM29PL160TD/BD User Bus Operation Tables (BYTE = VIH) and BYTE = VIL)" in DEVICE BUS OPERATIONS.)

To terminate the operation, it is necessary to write the Read/Reset command sequence into the register, and also to write the Autoselect command during the operation, by executing it after writing the Read/Reset command sequence.

Word/Byte Programming

The device is programmed on a byte-by-byte (or word-by-word) basis. Programming is a four bus cycle operation. There are two "unlock" write cycles. These are followed by the program set-up command and data write cycles. Addresses are latched on the falling edge of $\overline{\text{CE}}$ or $\overline{\text{WE}}$, whichever happens later and the data is latched on the rising edge of $\overline{\text{CE}}$ or $\overline{\text{WE}}$, whichever happens first. The rising edge of the last $\overline{\text{CE}}$ or $\overline{\text{WE}}$ (whichever happens first) begins programming. Upon executing the Embedded Program Algorithm command sequence, the system is not required to provide further controls or timings. The device will automatically provide adequate internally generated program pulses and verify the programmed cell margin. (See "(3) AC Waveforms for Alternate $\overline{\text{WE}}$

Controlled Program Operations" and "(4) AC Waveforms for Alternate CE Controlled Program Operations" in ■TIMING DIAGRAM.)

The automatic programming operation is completed when the data on DQ_7 is equivalent to data written to this bit at which time the device return to the read mode and addresses are no longer latched. (See "Hardware Sequence Flags Table".) Therefore, the device requires that a valid address be supplied by the system at this time. Hence, Data Polling must be performed at the memory location which is being programmed.

Any commands written to the chip during this period will be ignored. If hardware reset occures during the programming operation, it is impossible to guarantee whether the data being written is correct or not.

Programming is allowed in any sequence and across sector boundaries. Beware that a data "0" cannot be programmed back to a "1". Attempting to do so may either hang up the device or result in an apparent success according to the data polling algorithm but a read from read/reset mode will show that the data is still "0". Only erase operations can convert "0"s to "1"s.

"(1) Embedded Program™ Algorithm" in **■**FLOW CHART illustrates the Embedded Program™ Algorithm using typical command strings and bus operations.

Chip Erase

Chip erase is a six-bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the chip erase command.

Chip erase does not require the user to program the device prior to erase. Upon executing the Embedded Erase Algorithm command sequence the device will automatically program and verify the entire memory for an all zero data pattern prior to electrical erase. (Preprogram Function.) The system is not required to provide any controls or timings during these operations.

The automatic erase begins on the rising edge of the last WE or OE pulse in the command sequence and terminates when the data on DQ₇ is "1" (See "Write Operation Status" section.) at which time the device returns to read mode. (See "(5) AC Waveforms for Chip/Sector Erase Operations" in ■TIMING DIAGRAM.)

"(2) Embedded Erase™ Algorithm" in ■FLOW CHART illustrates the Embedded Erase™ Algorithm using typical command strings and bus operations.

Sector Erase

Sector erase is a six-bus cycle operation. There are two "unlock" write cycles, followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the Sector Erase command. The sector address (any address location within the desired sector) is latched on the falling edge of \overline{WE} , while the command (Data = 30h) is latched on the rising edge of \overline{WE} . After a time-out of 50 μs from the rising edge of the last sector erase command, the sector erase operation will begin.

Multiple sectors may be erased concurrently by writing six-bus cycle operations on "MBM29PL160TD/BD Standard Command Definitions Table" in \blacksquare DEVICE BUS OPERATIONS. This sequence is followed with writes of the Sector Erase command to addresses in other sectors desired to be concurrently erased. The time between writes must be less than 50 μ s otherwise that command will not be accepted and erasure will start. It is recommended that processor interrupts be disabled during this time to guarantee this condition. The interrupts can be re-enabled after the last Sector Erase command is written. A time-out of 50 μ s from the rising edge of the last \overline{WE} will initiate the execution of the Sector Erase command(s). If another falling edge of the \overline{WE} occurs within the 50 μ s time-out window the timer is reset. Monitor DQ3 to determine if the sector erase timer window is still open. (See section "DQ3, Sector Erase Timer".) Any command other than Sector Erase or Erase Suspend during this time-out period will reset the device to the read mode, ignoring the previous command string. Resetting the device once excution has begun will corrupt the data in the sector. In that case, restart the erase on those sectors and allow them to complete. (Refer to "Write Operation Status" section for Sector Erase Timer operation.) Loading the sector erase buffer may be done in any sequence and with any number of sectors (0 to 10).

Sector erase does not require the user to program the device prior to erase. The device automatically programs all memory locations in the sector(s) to be erased prior to electrical erase (Preprogram Function). When erasing a sector or sectors the remaining unselected sectors are not affected. The system is not required to provide any

controls or timings during these operations. (See "(5) AC Waveforms for Chip/Sector Erase Operations" in ■TIMING DIAGRAM.)

The automatic sector erase begins after the 50 μs time out from the rising edge of the \overline{WE} or \overline{OE} pulse for the last sector erase command pulse and terminates when the data on DQ₇ is "1" (See "Write Operation Status" section) at which time the device returns to the read mode. \overline{Data} polling must be performed at an address within any of the sectors being erased. Multiple Sector Erase Time; [Sector Program Time (Preprogramming) + Sector Erase Time] \times Number of Sector Erase.

"(2) Embedded Erase™ Algorithm" in ■FLOW CHART illustrates the Embedded Erase™ Algorithm using typical command strings and bus operations.

Erase Suspend

The Erase Suspend command allows the user to interrupt a Sector Erase operation and then perform data reads from or program to a sector not being erased. This command is applicable ONLY during the Sector Erase operation which includes the time-out period for sector erase. The Erase Suspend command will be ignored if written during the Chip Erase operation or Embedded Program Algorithm. Writting the Erase Suspend command during the Sector Erase time-out results in immediate termination of the time-out period and suspension of the erase operation.

Writing the Erase Resume command resumes the erase operation. The addresses are "DON'T CARES" when writing the Erase Suspend or Erase Resume commands.

When the Erase Suspend command is written during the Sector Erase operation, the device will take a maximum of 20 μ s to suspend the erase operation. When the devices have entered the erase-suspended mode, the DQ₇ bit will be at logic "1", and DQ₆ will stop toggling. The user must use the address of the erasing sector for reading DQ₆ and DQ₇ to determine if the erase operation has been suspended. Further writes of the Erase Suspend command are ignored.

When the erase operation has been suspended, the device defaults to the erase-suspend-read mode. Reading data in this mode is the same as reading from the standard read mode except that the data must be read from sectors that have not been erase-suspended. Successively reading from the erase-suspended sector while the device is in the erase-suspend-read mode will cause DQ₂ to toggle. (See the section on "DQ₂".)

After entering the erase-suspend-read mode, the user can program the device by writing the appropriate command sequence for Program. This Program mode is known as the erase-suspend-program mode. Again, programming in this mode is the same as programming in the regular Program mode except that the data must be programmed to sectors that are not erase-suspended. Successively reading from the erase-suspended sector while the devices are in the erase-suspend-program mode will cause DQ_2 to toggle. The end of the erase-suspended Program operation is detected by the Toggle Bit (DQ_6) which is the same as the regular Program operation. Note that DQ_7 must be read from the Program address while DQ_6 can be read from any address.

To resume the operation of Sector Erase, the Resume command (30h) should be written. Any further writes of the Resume command at this point will be ignored. Another Erase Suspend command can be written after the chip has resumed erasing.

Extended Command

(1) Fast Mode

MBM29PL160TD/BD has Fast Mode function. This mode dispenses with the initial two unlock cycles required in the standard program command sequence writing Fast Mode command into the command register. In this mode, the required bus cycle for programming is two cycles instead of four bus cycles in standard program command. In Fast Mode, do not write any command other than the fast program/fast mode reset command. The read operation is also executed after exiting this mode. To exit this mode, it is necessary to write Fast Mode Reset command into the command register. (Refer to "(7) Embedded Programming Algorithm for Fast Mode" in ■FLOW CHART Extended algorithm.) The Vcc active current is required even $\overline{\text{CE}} = \text{V}_{\text{IH}}$ during Fast Mode.

(2) Fast Programming

During Fast Mode, the programming can be executed with two bus cycles operation. The Embedded Program Algorithm is executed by writing program set-up command (A0h) and data write cycles (PA/PD). (Refer to "(7) Embedded Programming Algorithm for Fast Mode" in ■FLOW CHART.)

(3) Temporary Sector Unprotection

This feature allows temporary unprotection of previously protected sectors of the MBM29PL160TD/BD devices in order to change data. The Temporary Sector Unprotection mode is activated by command register. During this mode, formerly protected sectors can be programmed or erased by selecting the sector addresses. Once the mode is taken away using command register, all the previously protected sectors will be protected again. (See "(5) Sector Protection Algorithm" in ■FLOW CHART.)

Write Operation Status

Hardware Sequence Flags Table

	Status		DQ ₇	DQ ₆	DQ₅	DQ₃	DQ ₂
	Embedded Program Algorithm		DQ ₇	Toggle	0	0	1
	Embedde	d/Erase Algorithm	0	Toggle	0	1	Toggle
In Progress	Erase Suspend Read (Erase Suspended Sector)		1	1	0	0	Toggle
Erase Suspend Mode	Erase Suspend Read (Non-Erase Suspended Sector)	Data	Data	Data	Data	Data	
Erase Suspend Program		Erase Suspend Program (Non-Erase Suspended Sector)	ŪQ ₇	Toggle *1	0	0	1 * ²
Exceeded	Embedded Program Algorithm		DQ ₇	Toggle	1	0	1
Time	me Embedded/Erase Algorithm		0	Toggle	1	1	N/A
Limits	Erase Sus	spend Program	DQ ₇	Toggle	1	0	N/A

^{*1:} Performing successive read operations from any address will cause DQ₀ to toggle.

Notes: • DQ₁₅ to DQ₈ for ×16 are optional.

- DQo and DQ1 are reserve pins for future use.
- DQ4 is Fujitsu internal use only.

^{*2:} Reading the byte address being programmed while in the erase-suspend program mode will indicate logic "1" at the DQ2 bit. However, successive reads from the erase-suspended sector will cause DQ2 to toggle.

DQ₇

Data Polling

The MBM29PL160TD/BD device features Data Polling as a method to indicate to the host that the Embedded Algorithms are in progress or completed. During the Embedded Program Algorithm, an attempt to read the devices will produce the complement of the data last written to DQ₇. Upon completion of the Embedded Program Algorithm, an attempt to read the device will produce the true data last written to DQ₇. During the Embedded Erase Algorithm, an attempt to read the device will produce a "0" at the DQ₇ output. Upon completion of the Embedded Erase Algorithm an attempt to read the device will produce a "1" at the DQ₇ output. The flowchart for Data Polling (DQ₇) is shown in "(3) Data Polling Algorithm" (■FLOW CHART).

For chip erase and sector erase, \overline{Data} Polling is valid after the rising edge of the sixth \overline{WE} pulse in the six-write pulse sequence. \overline{Data} Polling must be performed at a sector address within any of the sectors being erased and not at a protected sector. Otherwise, the status may not be valid. Once the Embedded Algorithm operation is close to being completed, the MBM29PL160TD/BD data pins (DQ7) may change asynchronously while the output enable (\overline{OE}) is asserted low. This means that the device is driving status information on DQ7 at one instant of time and then that byte's valid data at the next instant of time. Depending on when the system samples the DQ7 output, it may read the status or valid data. Even if the device has completed the Embedded Program Algorithm operation and DQ7 has a valid data, the data outputs on DQ6 to DQ0 may be still invalid. The valid data on DQ7 to DQ0 will be read on successive read attempts.

The Data Polling feature is only active during the Embedded Programming Algorithm, Embedded Erase Algorithm or sector erase time-out.

See "(6) AC Waveforms for Data Polling during Embedded Algorithm Operations" in ■TIMING DIAGRAM for the Data Polling timing specifications and diagrams.

DQ_6

Toggle Bit I

The MBM29PL160TD/BD also feature the "Toggle Bit I" as a method to indicate to the host system that the Embedded Algorithms are in progress or completed.

During an Embedded Program or Erase Algorithm cycle, successive attempts to read (\overline{OE} toggling) data from the device will result in DQ₆ toggling between one and zero. Once the Embedded Program or Erase Algorithm cycle is completed, DQ₆ will stop toggling and valid data can be read on the next successive attempts. During programming, the Toggle Bit I is valid after the rising edge of the fourth \overline{WE} pulse in the four write pulse sequence. For chip erase and sector erase, the Toggle Bit I is valid after the rising edge of the sixth \overline{WE} pulse in the sixwrite pulse sequence. The Toggle Bit I is active during the sector time out.

In programming, if the sector being written to is protected, the toggle bit will toggle for about 1 μ s and then stop toggling without the data having changed. In erase, the device will erase all the selected sectors except for the ones that are protected. If all selected sectors are protected, the chip will toggle the Toggle Bit I for about 100 μ s and then drop back into read mode, having changed none of the data.

Either $\overline{\text{CE}}$ or $\overline{\text{OE}}$ toggling will cause the DQ6 to toggle. In addition, an Erase Suspend/Resume command will cause the DQ6 to toggle.

See "(7) AC Waveforms for Toggle Bit I during Embedded Algorithm Operations" in ■TIMING DIAGRAM and "(4) Toggle Bit Algorithm" in ■FLOW CHART for the Toggle Bit I timing specifications and diagrams.

DQ_5

Exceeded Timing Limits

 DQ_5 will indicate if the program or erase time has exceeded the specified limits (internal pulse count). Under these conditions DQ_5 will produce a "1". This is a failure condition which indicates that the program or erase cycle was not successfully completed. \overline{Data} Polling is the only operating function of the device under this condition. The \overline{CE} circuit will partially power down the device under these conditions. The \overline{OE} and \overline{WE} pins will control the output disable functions as described in "MBM29PL160TD/BD User Bus Operation Tables ($\overline{BYTE} = V_{IH}$)" in $\blacksquare DEVICE$ BUS OPERATIONS.

The DQ_5 failure condition may also appear if a user tries to program a non blank location without erasing. In this case the device locks out and never completes the Embedded Algorithm operation. Hence, the system never reads a valid data on DQ_7 and DQ_6 never stops toggling. Once the device has exceeded timing limits, the DQ_5 bit will indicate a "1." Please note that this is not a device failure condition since the device was incorrectly used. If this occurs, reset the device with command sequence.

DQ_3

Sector Erase Timer

After the completion of the initial sector erase command sequence the sector erase time-out will begin. DQ3 will remain low until the time-out is complete. Data Polling and Toggle Bit I are valid after the initial sector erase command sequence.

If Data Polling or the Toggle Bit I indicates the device has been written with a valid erase command, DQ₃ may be used to determine if the sector erase timer window is still open. If DQ₃ is high ("1") the internally controlled erase cycle has begun; attempts to write subsequent commands to the device will be ignored until the erase operation is completed as indicated by Data Polling or Toggle Bit I. If DQ₃ is low ("0"), the device will accept additional sector erase commands. To insure the command has been accepted, the system software should check the status of DQ₃ prior to and following each subsequent sector erase command. If DQ₃ is high on the second status check, the command may not have been accepted.

See "Hardware Sequence Flags Table".

DQ_2

Toggle Bit II

This Toggle Bit II, along with DQ6, can be used to determine whether the device is in the Embedded Erase Algorithm or in Erase Suspend.

Successive reads from the erasing sector will cause DQ_2 to toggle during the Embedded Erase Algorithm. If the device is in the erase-suspended-read mode, successive reads from the erase-suspended sector will cause DQ_2 to toggle. When the device is in the erase-suspended-program mode, successive reads from the byte address of the non-erase suspended sector will indicate a logic "1" at DQ_2 .

 DQ_6 is different from DQ_2 in that DQ_6 toggles only when the standard program or Erase, or Erase Suspend Program operation is in progress.

For example, DQ₂ and DQ₆ can be used together to determine if the erase-suspend-read mode is in progress. (DQ₂ toggles while DQ₆ does not.) See also "Toggle Bit Status Table" and "(12) DQ₂ vs. DQ₆" in ■TIMING DIAGRAM.

Furthermore, DQ_2 can also be used to determine which sector is being erased. When the device is in the erase mode, DQ_2 toggles if this bit is read from an erasing sector.

Toggle Bit Status Table

Mode	DQ ₇	DQ ₆	DQ ₂		
Program	DQ ₇	Toggle	1		
Erase	0	Toggle	Toggle		
Erase Suspend Read (Erase Suspended Sector) *1	1	1	Toggle		
Erase-Suspend Program	DQ ₇	Toggle *1	1 *2		

^{*1:} Performing successive read operations from any address will cause DQ₆ to toggle.

Data Protection

The MBM29PL160TD/BD is designed to offer protection against accidental erasure or programming caused by spurious system level signals that may exist during power transitions. During power up the device automatically resets the internal state machine to the Read mode. Also, with its control register architecture, alteration of the memory contents only occurs after successful completion of specific multi-bus cycle command sequence.

The device also incorporates several features to prevent inadvertent write cycles resulting form Vcc power-up and power-down transitions or system noise.

Low Vcc Write Inhibit

To avoid initiation of a write cycle during $V_{\rm CC}$ power-up and power-down, a write cycle is locked out for $V_{\rm CC}$ less than 2.3 V (typically 2.4 V). If $V_{\rm CC} < V_{\rm LKO}$, the command register is disabled and all internal program/erase circuits are disabled. Under this condition, the device will reset to the read mode. Subsequent writes will be ignored until the $V_{\rm CC}$ level is greater than $V_{\rm LKO}$. It is the users responsibility to ensure that the control pins are logically correct to prevent unintentional writes when $V_{\rm CC}$ is above 2.3 V.

If the Embedded Erase Algorithm is interrupted, there is possibility that the erasing sector(s) will need to be erased again prior to programming.

Write Pulse "Glitch" Protection

Noise pulses of less than 5 ns (typical) on \overline{OE} , \overline{CE} , or \overline{WE} will not change the command registers.

Logical Inhibit

Writing is inhibited by holding any one of $\overline{OE} = V_{IH}$, $\overline{CE} = V_{IH}$, or $\overline{WE} = V_{IH}$. To initiate a write, \overline{CE} and \overline{WE} must be a logical zero while \overline{OE} is a logical one.

Power-up Write Inhibit

Power-up of the devices with $\overline{WE} = \overline{CE} = V_{\parallel}$ and $\overline{OE} = V_{\parallel}$ will not accept commands on the rising edge of \overline{WE} . The internal state machine is automatically reset to read mode on power-up.

Sector Protection

Device user is able to protect each sector individually to store and protect data. Protection circuit voids both program and erase commands that are addressed to protected sectors.

Any commands to program or erase addressed to protected sector are ignored (see "Sector Protection" in **TUNCTIONAL DESCRIPTION**).

^{*2:} Reading the byte address being programmed while in the erase-suspend program mode will indicate logic "1" at the DQ2 bit. However, successive reads from the erase-suspended sector will cause DQ2 to toggle.

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rat	ing	Unit
Faranietei	Symbol	Min	Max	Offic
Storage Temperature	Tstg	– 55	+125	°C
Ambient Temperature with Power Applied	TA	-40	+85	°C
Voltage with respect to Ground All pins except A ₉ , \overline{OE} *1, *2	VIN, VOUT	-0.5	+5.5	V
Power Supply Voltage *1	Vcc	-0.5	+4.0	V
A ₉ and OE *3	Vin	-0.5	+13.0	V

^{*1:} Voltage is defined on the basis of Vss = GND = 0 V.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Conditions		Value				
	Зуппон	Conditions	Min	Тур	Max	Unit		
Ambient Temperature	TA	-75	-20	_	+70	°C		
Ambient Temperature	IA	-90	-40		+85	C		
Power Supply Voltages *	Vcc		2.7	3.0	3.6	V		

^{*:} Voltage is defined on the basis of Vss = GND = 0 V.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.


No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.


^{*2:} Minimum DC voltage on input or I/O pins is –0.5 V. During voltage transitions, input or I/O pins may undershoot Vss to


^{-2.0} V for periods of up to 20 ns. Maximum DC voltage on input and I/O pins is +6.0V. During voltage transitions, input or I/O pins may overshoot to V_{CC} +2.0 V for periods of up to 20 ns.

^{*3:} Minimum DC input voltage on A₉, \overline{OE} pins is -0.5 V. During voltage transitions, A₉, \overline{OE} pins may undershoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC input voltage on A₉, \overline{OE} pins is +13.0 V which may overshoot to +13.5 V for periods of up to 20 ns.

■ MAXIMUM OVERSHOOT/MAXIMUM UNDERSHOOT







■ DC CHARACTERISTICS

Parameter	Symbol	Conditions		Unit			
raiailletei	Symbol	Conditions		Min	Тур	Max	Onic
Input Leakage Current	lu	$V_{IN} = V_{SS}$ to 5.5 V, $V_{CC} = V_{CC}$	Vcc Max	-1.0	_	+1.0	μΑ
Output Leakage Current	ILO	Vоит = Vss to 5.5 V, Vcc =	-1.0	_	+1.0	μA	
A ₉ , OE, RESET Inputs Leakage Current	Ішт	Vcc = Vcc Max, A ₉ , OE = 12.5 V	_	_	35	μΑ	
Vcc Active Current *1	Icc ₁	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH}, f = 5$	MHz	_	_	40	mA
Vec Active Current	ICC1	CE = VIL, OE = VIH, f = 10	_	_	70	mA	
Vcc Active Current *2	Icc2	CE = V _I L, OE = V _I H	_		35	mA	
Vcc Current (Standby)	Іссз	Vcc = Vcc Max, $\overline{\text{CE}}$ = Vcc	_	1	5	μΑ	
Vcc Current (Automatic Sleep Mode) *3	Icc4	$V_{CC} = V_{CC} \text{ Max}, \overline{CE} = V_{SS}$ $V_{IN} = V_{CC} \pm 0.3 \text{ V or } V_{SS} \pm 0.3 \text{ V}$	_	1	5	μΑ	
Vcc Active Current	Icc5	CE = VIL, OE = VIH	30MHz	_	_	12	mA
(Page Read Mode)	ICCs	ICCS CE = VIL, OE = VIH 40MH	40MHz	_	_	15	mA
Input Low Level	VIL	_		-0.5	_	+0.8	V
Input High Level *5	ViH	_		2.0		5.5	V
Voltage for Autoselect, Sector Protection (A ₉ , OE) *4, *5	VID	_		11.5	12	12.5	V
Output Low Voltage Level	Vol	IoL = 4.0 mA, Vcc = Vcc N	_	_	0.45	V	
Output High Voltage Level	V _{OH1}	$I_{OH} = -2.0 \text{ mA}, V_{CC} = V_{CC}$	он = -2.0 mA, Vcc = Vcc Min			_	V
Output High Voltage Level	V _{OH2}	Іон = -100 µА	Vcc - 0.4	_	_	V	
Low Vcc Lock-Out Voltage	Vlko	_		2.3	2.4	2.5	V

^{*1:} The lcc current listed includes both the DC operating current and the frequency dependent component.

^{*2:} lcc active while Embedded Erase or Embedded Program is in progress.

^{*3:} Automatic sleep mode enables the low power mode when addresses remain stable for 150 ns.

^{*4:} Applicable only for sector protection.

^{*5:} Applicable only for Vcc applying.

■ AC CHARACTERISTICS

• Read Only Operations Characteristics


	Sva	nbol						
Parameter	Зуі	IIDOI	Condi- tions	-75		-90		Unit
	JEDEC Standard			Min	Max	Min	Max	
Read Cycle Time	tavav	t RC	_	75		90		ns
Address to Output Delay	t avqv	tacc	CE = VIL, OE = VIL	_	75		90	ns
Page Read Cycle Time	_	t PRC	_	25		35		ns
Page Address to Output Delay	_	t PACC	<u>CE</u> = V _I L, <u>OE</u> = V _I L	_	25		35	ns
Chip Enable to Output Delay	t ELQV	t ce	OE = VIL	_	75		90	ns
Output Enable to Output Delay	t GLQV	toe	_	_	25		35	ns
Chip Enable to Output High-Z	t ehqz	t DF	_		20		30	ns
Output Enable to Output High-Z	t GHQZ	t DF	_		20		30	ns
Output Hold Time From Address, CE or OE, Whichever Occurs First	t axqx	tон	_	4	_	5	_	ns
CE to BYTE Switching Low or High	_	telfl telfh	_	_	4		5	ns

Note: Test Conditions: Output Load: 1 TTL gate and 30 pF (MBM29PL160TD/BD-75)

1 TTL gate and 100 pF (MBM29PL160TD/BD-90)

Input rise and fall times: 5 ns Input pulse levels: 0.0 V or 3.0 V Timing measurement reference level

Input: 1.5 V Output: 1.5 V



• Write (Erase/Program) Operations


• write (Erase			ah al	Value						
	Parameter	Syr	nbol		-75			-90		Unit
		JEDEC	Standard	Min	Тур	Max	Min	Тур	Max	
Write Cycle Time		t avav	twc	75	_	_	90	_		ns
Address Setup Time		t avwl	t AS	0	_	_	0	_		ns
Address Hold Tim	е	twlax	t ah	45			45			ns
Data Setup Time		t dvwh	t DS	35			45			ns
Data Hold Time		twhox	t DH	0			0			ns
Output Enable Se	tup Time	_	toes	0			0			ns
Output Enable	Read		t	0			0			ns
Hold Time	Toggle and Data Polling		t oeh	10			10			ns
Read Recover Tin	ne Before Write	t GHWL	t GHWL	0			0			ns
Read Recover Tin (OE High to CE Lo		t GHEL	t GHEL	0	_		0	_		ns
CE Setup Time		t ELWL	t cs	0	_		0	_		ns
WE Setup Time		twlel	tws	0			0			ns
CE Hold Time		twheh	t cH	0			0			ns
WE Hold Time		tенwн	twн	0			0			ns
Write Pulse Width		twlwh	twp	35			35			ns
CE Pulse Width		t ELEH	t cp	35	_	_	35	_	_	ns
Write Pulse Width	High	twhwL	t wph	20	_	_	30	_	_	ns
CE Pulse Width H	igh	t ehel	t CPH	20			30			ns
Programming	Byte	twhwh1	twhwh1	_	8.6	_	—	8.6	_	μs
Operation	Word	LVVHVVH1	LVVHVVH1	_	12.6	_	_	12.6	_	μs
Sector Erase Ope	ration *1	t whwh2	twhwh2	_	4.8	_	_	4.8	_	S
Vcc Setup Time		_	tvcs	50	_	_	50	_	_	μs
Voltage Transition	Time *2	_	t∨LHT	4			4			μs
Write Pulse Width *2		_	twpp	100			100			μs
OE Setup Time to WE Active *2		_	toesp	4	_		4			μs
CE Setup Time to WE Active *2		_	t CSP	4	_	_	4	_		μs
Recover Time From RY/BY		_	t RB	0	_	_	0	_		ns
BYTE Switching L	ow to Output High-Z	<u> </u>	t FLQZ			30	_		30	ns
BYTE Switching H	ligh to Output Active	<u> </u>	t FHQV	40		_	30			ns
Delay Time from E	Embedded Output Enable	_	t eoe	_	_	75	_	_	90	ns

^{*1:} This does not include the preprogramming time.


^{*2:} This timing is for Sector Protection operation.


■ TIMING DIAGRAM

• Key to Switching Waveforms




(1) AC Waveforms for Read Operations






(3) AC Waveforms for Alternate $\overline{\text{WE}}$ Controlled Program Operations



Notes: • PA is address of the memory location to be programmed.

- PD is data to be programmed at word address.
- $\overline{DQ_7}$ is the output of the complement of the data written to the device.
- Dout is the output of the data written to the device.
- Figure indicates last two bus cycles out of four bus cycle sequence.
- These waveforms are for the ×16 mode. (The addresses differ from ×8 mode.)


(4) AC Waveforms for Alternate $\overline{\text{CE}}$ Controlled Program Operations



Notes: • PA is address of the memory location to be programmed.


- PD is data to be programmed at word address.
- \overline{DQ}_7 is the output of the complement of the data written to the device.
- Dout is the output of the data written to the device.
- Figure indicates last two bus cycles out of four bus cycle sequence.
- These waveforms are for the ×16 mode. (The addresses differ from ×8 mode.)


(5) AC Waveforms for Chip/Sector Erase Operations





*: SA is the sector address for Sector Erase. Addresses = 555h (Word) for Chip Erase.


Note: These waveforms are for the ×16 mode. The addresses differ from ×8 mode.




















■ FLOW CHART

(1) Embedded Program™ Algorithm






(3) Data Polling Algorithm




*: DQ7 is rechecked even if DQ5 = "1" because DQ7 may change simultaneously with DQ5.


(4) Toggle Bit Algorithm



- *1 : Read toggle bit twice to determine whether it is toggling.
- *2 : DQ $_6$ is rechecked even if DQ $_5$ = "1" because DQ $_6$ may stop toggling at the same time as DQ $_5$ changing to "1".




(6) Temporary Sector Unprotection Algorithm



*1: All protected sectors are unprotected.

*2: All previously protected sectors are protected once again.



■ ERASE AND PROGRAMMING PERFORMANCE

Parameter	Limits			Unit	Comments	
	Min	Тур	Max	Ullit	Comments	
Sector Erase Time	_	4.8	60	S	Excludes programming time prior to erasure	
Word Programming Time	_	12.6	360	110	Excludes system-level overhead	
Byte Programming Time	_	8.6	300	μs		
Chip Programming Time	_	18	140	S	Excludes system-level overhead	
Erase/Program Cycle	100,000	_	_	cycle		

■ PIN CAPACITANCE


Parameter	Symbol	Test Setup	Value		Unit
Farameter	Зуппон	rest Setup	Тур Мах	Max	Offic
Input Capacitance	Cin	V _{IN} = 0	6.0	7.5	pF
Output Capacitance	Соит	Vоит = 0	8.5	12.0	pF
Control Pin Capacitance	C _{IN2}	V _{IN} = 0	8.0	11.5	pF

Notes: •Test conditions T_A = +25°C, f = 1.0 MHz


[•]DQ₁₅/A₋₁ pin capacitance is stipulated by output capacitance.

■ ORDERING INFORMATION


Part No.	Package	Access Time (ns)	Sector Architecture	
MBM29PL160TD-75PF MBM29PL160TD-90PF	44-pin plastic SOP (FPT-44P-M16)	75 90		
MBM29PL160TD-75PFTN MBM29PL160TD-90PFTN	48-pin plastic TSOP (1) (FPT-48P-M19) (Normal Bend)	75 90	Top Sector	
MBM29PL160TD-75PFTR MBM29PL160TD-90PFTR	48-pin plastic TSOP (1) (FPT-48P-M20) (Reverse Bend)	75 90		
MBM29PL160BD-75PF MBM29PL160BD-90PF	44-pin plastic SOP (FPT-44P-M16)	75 90		
MBM29PL160BD-75PFTN MBM29PL160BD-90PFTN	48-pin plastic TSOP (1) (FPT-48P-M19) (Normal Bend)	75 90	Bottom Sector	
MBM29PL160BD-75PFTR MBM29PL160BD-90PFTR	48-pin plastic TSOP (1) (FPT-48P-M20) (Reverse Bend)	75 90		



■ PACKAGE DIMENSIONS




(Continued)




(Continued)

(Continued)







Revision History

Revision DS05-20872-4E (July 31, 2007)

The following comment is added.

This product has been retired and is not recommended for new designs. Availability of this document is retained for reference and historical purposes only.

FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Marketing Division Electronic Devices Shinjuku Dai-Ichi Seimei Bldg. 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0721, Japan Tel: +81-3-5322-3353

Fax: +81-3-5322-3386 http://edevice.fujitsu.com/

North and South America

FUJITSU MICROELECTRONICS AMERICA. INC. 1250 E. Argues Avenue, M/S 333

Sunnyvale, CA 94088-3470, U.S.A.

Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://www.fma.fujitsu.com/

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Am Siebenstein 6-10. D-63303 Dreieich-Buchschlag,

Germany

Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://www.fme.fujitsu.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD. #05-08, 151 Lorong Chuan, New Tech Park, Singapore 556741

Tel: +65-6281-0770 Fax: +65-6281-0220

http://www.fmal.fujitsu.com/

Korea

FUJITSU MICROELECTRONICS KOREA LTD. 1702 KOSMO TOWER, 1002 Daechi-Dong, Kangnam-Gu, Seoul 135-280 Korea

Tel: +82-2-3484-7100 Fax: +82-2-3484-7111

http://www.fmk.fujitsu.com/

F0306

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

