SPANSION™ Flash Memory

Data Sheet



September 2003

This document specifies SPANSION[™] memory products that are now offered by both Advanced Micro Devices and Fujitsu. Although the document is marked with the name of the company that originally developed the specification, these products will be offered to customers of both AMD and Fujitsu.

Continuity of Specifications

There is no change to this datasheet as a result of offering the device as a SPANSION[™] product. Future routine revisions will occur when appropriate, and changes will be noted in a revision summary.

Continuity of Ordering Part Numbers

AMD and Fujitsu continue to support existing part numbers beginning with "Am" and "MBM". To order these products, please use only the Ordering Part Numbers listed in this document.

For More Information

Please contact your local AMD or Fujitsu sales office for additional information about SPANSION[™] memory solutions.





FLASH MEMORY

CMOS

8M $(1M \times 8)$ BIT

MBM29F080A-55/-70/-90

■ GENERAL DESCRIPTION

The MBM29F080A is a 8 M-bit, 5.0 V-Only Flash memory organized as 1 M bytes of 8 bits each. The 1 M bytes of data is divided into 16 sectors of 64 K bytes for flexible erase capability. The 8 bit of data will appear on DQ0 to DQ7. The MBM29F080A is offered in a 48-pin TSOP(I), 40-pin TSOP, and 44-pin SOP packages. This device is designed to be programmed in-system with the standard system 5.0 V Vcc supply. A 12.0 V VPP is not required for program or erase operations. The device can also be reprogrammed in standard EPROM programmers.

The standard MBM29F080A offers access times between 55 ns and 90 ns allowing operation of high-speed microprocessors without wait states. To eliminate bus contention the device has separate chip enable (\overline{CE}) , write enable (\overline{WE}) , and output enable (\overline{OE}) controls.

The MBM29F080A is command set compatible with JEDEC standard E²PROMs. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state-machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the device is similar to reading from 12.0 V Flash or EPROM devices.

The MBM29F080A is programmed by executing the program command sequence. This will invoke the Embedded Program Algorithm which is an internal algorithm that automatically times the program pulse widths and verifies proper cell margin. Each sector can be programmed and verified in less than 0.5 seconds. Erase is accomplished by executing the erase command sequence. This will invoke the Embedded Erase Algorithm which is an internal algorithm that automatically preprograms the array if it is not already programmed before executing the erase operation. During erase, the device automatically times the erase pulse widths and verifies proper cell margin.

(Continued)

■ PRODUCT LINE UP

Pa	Part No.		MBM29F080A		
Ordering Part No.	Vcc = 5.0 V ±5%	-55	_	_	
Ordering Part No.	Vcc = 5.0 V ±10%	_	-70	-90	
Max Address Acces	Max Address Access Time (ns)		70	90	
Max CE Access Time (ns)		55	70	90	
Max OE Access Time (ns)		30	30 30		



(Continued)

This device also features a sector erase architecture. The sector erase mode allows for sectors of memory to be erased and reprogrammed without affecting other sectors. A sector is typically erased and verified within 1 second (if already completely preprogrammed). The MBM29F080A is erased when shipped from the factory.

The MBM29F080A device also features hardware sector group protection. This feature will disable both program and erase operations in any combination of eight sector groups of memory. A sector group consists of four adjacent sectors grouped in the following pattern: sectors 0-1, 2-3, 4-5, 6-7, 8-9, 10-11, 12-13, and 14-15.

Fujitsu has implemented an Erase Suspend feature that enables the user to put erase on hold for any period of time to read data from or program data to a non-busy sector. Thus, true background erase can be achieved.

The device features single 5.0 V power supply operation for both read and program functions. Internally generated and regulated voltages are provided for the program and erase operations. A low Vcc detector automatically inhibits write operations during power transitions. The end of program or erase is detected by Data Polling of DQ₇, or by the Toggle Bit I feature on DQ₆ or RY/BY output pin. Once the end of a program or erase cycle has been completed, the device automatically resets to the read mode.

The MBM29F080A also has a hardware RESET pin. When this pin is driven low, execution of any Embedded Program or Embedded Erase operations will be terminated. The internal state machine will then be reset into the read mode. The RESET pin may be tied to the system reset circuity. Therefore, if a system reset occurs during the Embedded Program or Embedded Erase operation, the device will be automatically reset to a read mode. This will enable the system microprocessor to read the boot-up firmware from the Flash memory.

Fujitsu's Flash technology combines years of EPROM and E²PROM experience to produce the highest levels of quality, reliability, and cost effectiveness. The MBM29F080A memory electrically erases all bits within a sector simultaneously via Fowler-Nordheim tunneling. The bytes are programmed one byte at a time using the EPROM programming mechanism of hot electron injection.

■ FEATURES

- Single 5.0 V read, write, and erase
 - Minimizes system level power requirements
- Compatible with JEDEC-standard commands

Pinout and software compatible with single-power supply Flash

Superior inadvertent write protection

- 48-pin TSOP(I) (Package Suffix: PFTN-Normal Bend Type, PFTR-Reverse Bend Type) 40-pin TSOP(I) (Package Suffix: PTN-Normal Bend Type, PTR-Reversed Bend Type) 44-pin SOP (Package Suffix: PF)
- Minimum 100,000 write/erase cycles
- High performance
 - 55 ns maximum access time
- Sector erase architecture

Uniform sectors of 64 K bytes each

Any combination of sectors can be erased. Also supports full chip erase.

Embedded Erase[™] Algorithms

Automatically pre-programs and erases the chip or any sector

Embedded Program™ Algorithms

Automatically programs and verifies data at specified address

- Data Polling and Toggle Bit feature for detection of program or erase cycle completion
- Ready/Busy output (RY/BY)

Hardware method for detection of program or erase cycle completion

Low Vcc write inhibit ≤ 3.2 V

(Continued)

(Continued)

Hardware RESET pin

Resets internal state machine to the read mode

• Erase Suspend/Resume

Supports reading or programming data to a sector not being erased


Sector group protection

Hardware method that disables any combination of sector groups from write or erase operation (a sector group consists of 2 adjacent sectors of 64 K bytes each)


Temporary sector groups unprotection

Temporary sector unprotection via the RESET pin

■ PACKAGES




■ PIN ASSIGNMENTS




(Continued)

(Continued)




Pin Name	Function
A ₁₉ to A ₀	Address Inputs
DQ ₀ to DQ ₇	Data Inputs/Outputs
CE	Chip Enable
OE	Output Enable
WE	Write Enable
RY/BY	Ready/Busy Output
RESET	Hardware Reset Pin/Sector Protection Unlock
N.C.	No Internal Connection
Vss	Device Ground
Vcc	Device Power Supply (5.0 V ±10%)

■ LOGIC SYMBOL



■ BLOCK DIAGRAM



■ FLEXIBLE SECTOR-ERASE ARCHITECTURE

MBM29F080A User Bus Operations Table

Operation	CE	ŌĒ	WE	Ao	A 1	A 6	A 9	DQ ₀ to DQ ₇	RESET
Auto-Select Manufacturer Code *1	L	L	Н	L	L	L	VID	Code	Н
Auto-Select Device Code *1	L	L	Н	Н	L	L	VID	Code	Н
Read *3	L	L	Н	Ao	A 1	A 6	A 9	D оит	Н
Standby	Н	Х	Х	Х	Х	Х	Х	High-Z	Н
Output Disable	L	Н	Н	Х	Х	Х	Х	High-Z	Н
Write (Program/Erase)	L	Н	L	A ₀	A 1	A 6	A 9	Din	Н
Enable Sector Group Protection *2	L	VID	Т	Х	Х	Х	VID	X	Н
Verify Sector Group Protection *2	L	L	Н	L	Н	L	VID	Code	Н
Temporary Sector Group Unprotection	Х	Х	Х	Х	Х	Х	Х	Х	VID
Reset (Hardware)	Х	Х	Х	Х	Х	Х	Х	High-Z	L

Legend: $L = V_{IL}$, $H = V_{IH}$, $X = V_{IL}$ or V_{IH} , $\neg \bot r = Pulse$ Input. See DC Characteristics for voltage levels.

MBM29F080A Sector Protection Verify Autoselect Codes Table

Туре	А	17 to A	119	A 6	A 1	Ao	Code (HEX)	DQ ₇	DQ ₆	DQ₅	DQ ₄	DQ ₃	DQ ₂	DQ ₁	DQo
Manufacture's Code	Χ	Х	Х	VIL	VIL	VIL	04h	0	0	0	0	0	1	0	0
Device Code	Χ	Χ	Х	VIL	VIL	VIH	D5h	1	0	1	0	1	1	0	1
Sector Group Protection		tor Gr		VIL	VIH	VIL	01h*	0	0	0	0	0	0	0	1

^{*:} Outputs 01h at protected sector addresses and outputs 00h at unprotected sector addresses.

^{*1 :} Manufacturer and device codes may also be accessed via a command register write sequence. Refer to "MBM29F080A Command Definitions Table" in "■FLEXIBLE SECTOR-ERASE ARCHITECTURE".

^{*2 :} Refer to the section on Sector Group Protection.

^{*3 :} \overline{WE} can be V_{IL} if \overline{OE} is V_{IL} , \overline{OE} at V_{IH} initiates the write operations.

Sector Address Table

	A 19	A 18	A 17	A 16	Address Range
SA0	0	0	0	0	000000h to 00FFFFh
SA1	0	0	0	1	010000h to 01FFFFh
SA2	0	0	1	0	020000h to 02FFFFh
SA3	0	0	1	1	030000h to 03FFFFh
SA4	0	1	0	0	040000h to 04FFFFh
SA5	0	1	0	1	050000h to 05FFFFh
SA6	0	1	1	0	060000h to 06FFFFh
SA7	0	1	1	1	070000h to 07FFFFh
SA8	1	0	0	0	080000h to 08FFFFh
SA9	1	0	0	1	090000h to 09FFFFh
SA10	1	0	1	0	0A0000h to 0AFFFFh
SA11	1	0	1	1	0B0000h to 0BFFFFh
SA12	1	1	0	0	0C0000h to 0CFFFFh
SA13	1	1	0	1	0D0000h to 0DFFFFh
SA14	1	1	1	0	0E0000h to 0EFFFFh
SA15	1	1	1	1	0F0000h to 0FFFFFh

Sector Group Addresses Table


	A 19	A 18	A 17	Sectors
SGA0	0	0	0	SA0 to SA1
SGA1	0	0	1	SA2 to SA3
SGA2	0	1	0	SA4 to SA5
SGA3	0	1	1	SA6 to SA7
SGA4	1	0	0	SA8 to SA9
SGA5	1	0	1	SA10 to SA11
SGA6	1	1	0	SA12 to SA13
SGA7	1	1	1	SA14 to SA15

MBM29F080A Command Definitions Table

Command Sequence	Bus Write Cycles Req'd	First Bus Write Cycle		Second Bus Write Cycle		Third Bus Write Cycle		Fourth Bus Read/Write Cycle		Fifth Bus Write Cycle		Sixth Bus Write Cycle	
	Req'd	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data
Read/Reset*1	1	XXXh	F0h	_	_	_	_	_	_	_	_	_	_
Reset/Read*1	3	555h	AAh	2AAh	55h	555h	F0h	RA*2	RD*2	_	_	_	
Manufacture Code	3	555h	AAh	2AAh	55h	555h	90h	00h*2	04h*2	_	_	_	
Device Code	3	555h	AAh	2AAh	55h	555h	90h	01h*2	05h*2	_	_	_	_
Byte Program	4	555h	AAh	2AAh	55h	555h	A0h	PA	PD	_	_	_	
Chip Erase	6	555h	AAh	2AAh	55h	555h	80h	555h	AAh	2AAh	55h	555h	10h
Sector Erase	6	555h	AAh	2AAh	55h	555h	80h	555h	AAh	2AAh	55h	SA	30h
Sector Erase Suspend Erase can be suspended during sector erase with Addr ("H" or "L"), Data (B0h)													
Sector Erase Resur	ne	Erase	can be	resume	ed after	susper	nd with	Addr ("l	H" or "L'	"), Data	(30h)		

- Notes: Address bits A₁₁ to A₁₉ = X = "H" or "L" for all address commands except or Program Address (PA) and Sector Address (SA).
 - Bus operations are defined in "MBM29F080A User Bus Operations Table" in "■FLEXIBLE SECTOR-ERASE ARCHITECTURE".
 - RA = Address of the memory location to be read.
 - PA = Address of the memory location to be programmed. Addresses are latched on the falling edge of the \overline{WE} pulse.
 - SA = Address of the sector to be erased. The combination of A_{19} , A_{18} , A_{17} , and A_{16} will uniquely select any sector.
 - RD = Data read from location RA during read operation.
 - PD = Data to be programmed at location PA. Data is latched on the rising edge of \overline{WE} .
 - Read and Byte program functions to non-erasing sectors are allowed in the Erase Suspend mode.
 - The system should generate the following address pattens: 555h or 2AAh to addresses A₀ to A₁₀.
 - The command combinations not described in "MBM29F080A Command Definitions Table" in "■FLEXIBLE SECTOR-ERASE ARCHITECTURE" are illegal.
- *1: Either of the two reset commands will reset the device.
- *2: The fourth bus cycle is only for read.

- Thirty two 64 K byte sectors
- 8 sector groups each of which consists of 2 adjacent sectors in the following pattern; sectors 0-1, 2-3, 4-5, 6-7, 8-9, 10-11, 12-13, and 14-15
- Individual-sector or multiple-sector erase capability
- Sector group protection is user-definable



■ FUNCTIONAL DESCRIPTION

Read Mode

The MBM29F080A has two control functions which must be satisfied in order to obtain data at the outputs. $\overline{\text{CE}}$ is the power control and should be used for a device selection. $\overline{\text{OE}}$ is the output control and should be used to gate data to the output pins if a device is selected.

Address access time (t_{ACC}) is equal to the delay from stable addresses to valid output data. The chip enable access time (t_{CE}) is the delay from stable addresses and stable \overline{CE} to valid data at the output pins. The output enable access time is the delay from the falling edge of \overline{OE} to valid data at the output pins (assuming the addresses have been stable for at least t_{ACC} -toe time).

Standby Mode

There are two ways to implement the standby mode on the MBM29F080A device, one using both the $\overline{\text{CE}}$ and $\overline{\text{RESET}}$ pins; the other via the $\overline{\text{RESET}}$ pin only.

When using both pins, a CMOS standby mode is achieved with \overline{CE} and \overline{RESET} inputs both held at $V_{CC} \pm 0.3 \text{ V}$. Under this condition the current consumed is less than 5 μ A. A TTL standby mode is achieved with \overline{CE} and \overline{RESET} pins held at V_{IH} . Under this condition the current is reduced to approximately 1 mA. During Embedded Algorithm operation, V_{CC} Active current (I_{CC2}) is required even $\overline{CE} = V_{IH}$. The device can be read with standard access time (I_{CC2}) from either of these standby modes.

When using the \overline{RESET} pin only, a CMOS standby mode is achieved with \overline{RESET} input held at $V_{SS}\pm0.3~V~(\overline{CE}="H"]$ or "L"). Under this condition the current consumed is less than 5 μ A. A TTL standby mode is achieved with \overline{RESET} pin held at V_{IL} ($\overline{CE}="H"]$ or "L"). Under this condition the current required is reduced to approximately 1 mA. Once the \overline{RESET} pin is taken high, the device requires 500 ns of wake up time before outputs are valid for read access.

In the standby mode the outputs are in the high impedance state, independent of the $\overline{\text{OE}}$ input.

Output Disable

With the $\overline{\text{OE}}$ input at a logic high level (V_{IH}), output from the device is disabled. This will cause the output pins to be in a high impedance state.

Autoselect

The autoselect mode allows the reading out of a binary code from the device and will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional over the entire temperature range of the device.

To activate this mode, the programming equipment must force V_{ID} (11.5 V to 12.5 V) on address pin A_9 . Two identifier bytes may then be sequenced from the device outputs by toggling address A_0 from V_{IL} to V_{IH} . All addresses are don't cares except A_0 , A_1 , and A_6 . (See "MBM29F080A Sector Protection Verify Autoselect Codes Table" in "**T**ELEXIBLE SECTOR-ERASE ARCHITECTURE".)

The manufacturer and device codes may also be read via the command register, for instances when the MBM29F080A is erased or programmed in a system without access to high voltage on the A₉ pin. The command sequence is illustrated in "MBM29F080A Command Definitions Table" in "■FLEXIBLE SECTOR-ERASE ARCHITECTURE". (Refer to Autoselect Command section.)

Byte 0 (A₀ = V_{IL}) represents the manufacturer's code (Fujitsu = 04h) and byte 1 (A₀ = V_{IH}) represents the device identifier code for MBM29F080A = D5h. These two bytes are given in the "MBM29F080A Sector Protection Verify Autoselect Codes Table" in "■FLEXIBLE SECTOR-ERASE ARCHITECTURE". All identifiers for manufactures and device will exhibit odd parity with DQ7 defined as the parity bit. In order to read the proper device codes when executing the Autoselect, A₁ must be V_{IL}. (See "MBM29F080A Sector Protection Verify Autoselect Codes Table" in "■FLEXIBLE SECTOR-ERASE ARCHITECTURE".)

The Autoselect mode also facilitates the determination of sector group protection in the system. By performing a read operation at the address location XX02h with the higher order address bits A₁₇, A₁₈ and A₁₉ set to the desired sector group address, the device will return 01h for a protected sector group and 00h for a non-protected sector group.

Write

Device erasure and programming are accomplished via the command register. The contents of the register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device.

The command register itself does not occupy any addressable memory location. The register is a latch used to store the commands, along with the address and data information needed to execute the command. The command register is written by bringing \overline{WE} to V_{IL} , while \overline{CE} is at V_{IL} and \overline{OE} is at V_{IH} . Addresses are latched on the falling edge of \overline{WE} or \overline{CE} , whichever happens later; while data is latched on the rising edge of \overline{WE} or \overline{CE} , whichever happens first. Standard microprocessor write timings are used.

Refer to AC Write Characteristics and the Erase/Programming Waveforms for specific timing parameters.

Sector Group Protection

The MBM29F080A features hardware sector group protection. This feature will disable both program and erase operations in any combination of eight sector groups of memory. Each sector group consists of four adjacent sectors grouped in the following pattern: sectors *0-1*, *2-3*, *4-5*, *6-7*, *8-9*, *10-11*, *12-13*, *and 14-15* (see "Sector Group Address Table" in "■FLEXIBLE SECTOR-ERASE ARCHITECTURE"). The sector group protection feature is enabled using programming equipment at the user's site. The device is shipped with all sector groups unprotected.

To activate this mode, the programming equipment must force V_{ID} on address pin A_{9} and control pin \overline{OE} , (suggest $V_{ID} = 11.5 \text{ V}$), $\overline{CE} = V_{IL}$. The sector addresses (A_{19} , A_{18} , and A_{17}) should be set to the sector to be protected. "Sector Address Table" and "Sector Group Address Table" in "**TLEXIBLE SECTOR-ERASE ARCHITECTURE**" define the sector address for each of the thirty two (16) individual sectors, and the sector group address for each of the eight (8) individual group sectors. Programming of the protection circuitry begins on the falling edge of the \overline{WE} pulse and is terminated with the rising edge of the same. Sector addresses must be held constant during the \overline{WE} pulse. See "Temporary Sector Group Unprotection Timing Diagram" in "**TIMING DIAGRAM**" and "Temporary Sector Group Unprotection Algorithm" in "**TEMING DIAGRAM**" and algorithm.

To verify programming of the protection circuitry, the programming equipment must force V_{ID} on address pin A_9 with \overline{CE} and \overline{OE} at V_{IL} and \overline{WE} at V_{IH} . Scanning the sector addresses (A_{19} , A_{18} , and A_{17}) while (A_6 , A_1 , A_0) = (0, 1, 0) will produce a logical "1" code at device output DQ₀ for a protected sector. Otherwise the device will produce 00h for unprotected sector. In this mode, the lower order addresses, except for A_0 , A_1 , and A_6 are DON'T CARES. Address locations with $A_1 = V_{IL}$ are reserved for Autoselect manufacturer and device codes.

It is also possible to determine if a sector group is protected in the system by writing an Autoselect command. Performing a read operation at the address location XX02h, where the higher order addresses (A₁9, A₁8, and A₁7) are the desired sector group address will produce a logical "1" at DQ₀ for a protected sector group. See "MBM29F080A Sector Protection Verify Autoselect Codes Table" in "■FLEXIBLE SECTOR-ERASE ARCHITECTURE" for Autoselect codes.

Temporary Sector Group Unprotection

This feature allows temporary unprotection of previously protected sector groups of the MBM29F080A device in order to change data. The Sector Group Unprotection mode is activated by setting the RESET pin to high voltage (12 V). During this mode, formerly protected sector groups can be programmed or erased by selecting the sector group addresses. Once the 12 V is taken away from the RESET pin, all the previously protected sector

groups will be protected again. Refer to "Temporary Sector Group Unprotection Timing Diagram" in "■TIMING DIAGRAM" and "Temporary Sector Group Unprotection Algorithm" in "■FLOW CHART".

Command Definitions

Device operations are selected by writing specific address and data sequences into the command register. Writing incorrect address and data values or writing them in the improper sequence will reset the device to the read mode. "MBM29F080A Command Definitions Table" in "■FLEXIBLE SECTOR-ERASE ARCHITECTURE" defines the valid register command sequences. Note that the Erase Suspend (B0h) and Erase Resume (30h) commands are valid only while the Sector Erase operation is in progress. Moreover, both Read/Reset commands are functionally equivalent, resetting the device to the read mode.

Read/Reset Command

The read or reset operation is initiated by writing the read/reset command sequence into the command register. Microprocessor read cycles retrieve array data from the memory. The device remains enabled for reads until the command register contents are altered.

The device will automatically power-up in the read/reset state. In this case, a command sequence is not required to read data. Standard microprocessor read cycles will retrieve array data. This default value ensures that no spurious alteration of the memory content occurs during the power transition. Refer to the AC Read Characteristics and Waveforms for the specific timing parameters.

Autoselect Command

Flash memories are intended for use in applications where the local CPU alters memory contents. As such, manufacture and device codes must be accessible while the device resides in the target system. PROM programmers typically access the signature codes by raising A₉ to a high voltage. However, multiplexing high voltage onto the address lines is not generally desirable system design practice.

The device contains an autoselect command operation to supplement traditional PROM programming methodology. The operation is initiated by writing the autoselect command sequence into the command register. Following the command write, a read cycle from address XX00h retrieves the manufacture code of 04h. A read cycle from address XX01h returns the device code D5h. (See "MBM29F080A Sector Protection Verify Autoselect Codes Table" in "■FLEXIBLE SECTOR-ERASE ARCHITECTURE").

All manufacturer and device codes will exhibit odd parity with the DQ7 defined as the parity bit.

Sector state (protection or unprotection) will be informed by address XX02h.

Scanning the sector group addresses (A_{17} , A_{18} , A_{19}) while (A_6 , A_1 , A_0) = (0, 1, 0) will produce a logical "1" at device output DQ₀ for a protected sector group.

To terminate the operation, it is necessary to write the read/reset command sequence into the register and also to write the Autoselect command during the operation, execute it after writing Read/Reset command sequence.

Byte Programming

The device is programmed on a byte-by-byte basis. Programming is a four bus cycle operation. There are two "unlock" write cycles. These are followed by the program set-up command and data write cycles. Addresses are latched on the falling edge of $\overline{\text{CE}}$ or $\overline{\text{WE}}$, whichever happens later and the data is latched on the rising edge of $\overline{\text{CE}}$ or $\overline{\text{WE}}$, whichever happens first. The rising edge of $\overline{\text{CE}}$ or $\overline{\text{WE}}$ (whichever happens first) begins programming. Upon executing the Embedded Program Algorithm command sequence, the system is *not* required to provide further controls or timings. The device will automatically provide adequate internally generated program pulses and verify the programmed cell margin.

This automatic programming operation is completed when the data on DQ₇ is equivalent to data written to this bit at which time the device returns to the read mode and addresses are no longer latched. (See "Hardware Sequence Flags Table" in "■FLEXIBLE SECTOR-ERASE ARCHITECTURE".) Therefore, the device requires that a valid address to the device be supplied by the system at this particular instance of time. Data Polling must be performed at the memory location which is being programmed.

Any commands written to the chip during this period will be ignored. If a hardware reset occurs during the programming operation, it is impossible to guarantee the data are being written.

Programming is allowed in any sequence and across sector boundaries. Beware that a data "0" cannot be programmed back to a "1". Attempting to do so may either hang up the device or result in an apparent success according to the data polling algorithm but a read from reset/read mode will show that the data is still "0". Only erase operations can convert "0"s to "1"s.

"Embedded Program™ Algorithm" in "■FLOW CHART" illustrates the Embedded Programming™ Algorithm using typical command strings and bus operations.

Chip Erase

Chip erase is a six bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the chip erase command.

Chip erase does *not* require the user to program the device prior to erase. Upon executing the Embedded Erase Algorithm command sequence the device will automatically program and verify the entire memory for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations.

The automatic erase begins on the rising edge of the last $\overline{\text{WE}}$ pulse in the command sequence and terminates when the data on DQ₇ is "1" (see Write Operation Status section) at which time the device returns to read the mode.

"Embedded Erase™ Algorithm" in "■FLOW CHART" illustrates the Embedded Erase™ Algorithm using typical command strings and bus operations.

Sector Erase

Sector erase is a six bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the Sector Erase command. The sector address (any address location within the desired sector) is latched on the falling edge of \overline{WE} , while the command (Data = 30h) is latched on the rising edge of \overline{WE} . After time-out of 50 μs from the rising edge of the last sector erase command, the sector erase operation will begin.

Multiple sectors may be erased concurrently by writing the six bus cycle operations on "MBM29F080A Command Definitions Table" in "■FLEXIBLE SECTOR-ERASE ARCHITECTURE". This sequence is followed with writes of the Sector Erase command to addresses in other sectors desired to be concurrently erased. The time between writes must be less than 50 μs otherwise that command will not be accepted and erasure will start. It is recommended that processor interrupts be disabled during this time to guarantee this condition. The interrupts can be re-enabled after the last Sector Erase command is written. A time-out of 50 μs from the rising edge of the last WE will initiate the execution of the Sector Erase command(s). If another falling edge of the WE occurs within the 50 μs time-out window the timer is reset. (Monitor DQ₃ to determine if the sector erase timer window is still open, see section DQ₃, Sector Erase Timer.) Any command other than Sector Erase or Erase Suspend during this time-out period will reset the device to the read mode, ignoring the previous command string. Resetting the device once execution has begun will corrupt the data in that sector. In that case, restart the erase on those sectors and allow them to complete. (Refer to the Write Operation Status section for DQ₃, Sector Erase Timer operation.) Loading the sector erase buffer may be done in any sequence and with any number of sectors (0 to 15).

Sector erase does *not* require the user to program the device prior to erase. The device automatically programs all memory locations in the sector(s) to be erased prior to electrical erase. When erasing a sector or sectors the remaining unselected sectors are not affected. The system is *not* required to provide any controls or timings during these operations.

The automatic sector erase begins after the 50 μ s time out from the rising edge of the \overline{WE} pulse for the last sector erase command pulse and terminates when the data on DQ₇ is "1" (see Write Operation Status section) at which time the device returns to the read mode. \overline{Data} polling must be performed at an address within any of the sectors being erased.

"Embedded Erase™ Algorithm" in "■FLOW CHART" illustrates the Embedded Erase™ Algorithm using typical command strings and bus operations.

Erase Suspend

The Erase Suspend command allows the user to interrupt a Sector Erase operation and then perform data reads from or programs to a sector not being erased. This command is applicable ONLY during a Sector Erase operation which includes the time-out period for sector erase. The Erase Suspend command will be ignored if written during the Chip Erase operation or Embedded Program Algorithm. Writing the Erase Suspend command during the Sector Erase time-out results in immediate termination of the time-out period and suspension of the erase operation.

Any other command written during the Erase Suspend mode will be ignored except the Erase Resume command. Writing the Erase Resume command resumes the erase operation. The addresses are DON'T CARES when writing the Erase Suspend or Erase Resume command.

When the Erase Suspend command is written during the Sector Erase operation, the device will take a maximum of 15 μ s to suspend the erase operation. When the device has entered the erase-suspended mode, the RY/ \overline{BY} output pin and the DQ $_7$ bit will be at logic "1", and DQ $_6$ will stop toggling. The user must use the address of the erasing sector for reading DQ $_6$ and DQ $_7$ to determine if the erase operation has been suspended. Further writes of the Erase Suspend command are ignored.

When the erase operation has been suspended, the device defaults to the erase-suspend-read mode. Reading data in this mode is the same as reading from the standard read mode except that the data must be read from sectors that have not been erase-suspended. Successively reading from the erase-suspended sector while the device is in the erase-suspend-read mode will cause DQ₂ to toggle. (See the section on DQ₂.)

After entering the erase-suspend-read mode, the user can program the device by writing the appropriate command sequence for Byte Program. This program mode is known as the erase-suspend-program mode. Again, programming in this mode is the same as programming in the regular Byte Program mode except that the data must be programmed to sectors that are not erase-suspended. Successively reading from the erase-suspended sector while the device is in the erase-suspend-program mode will cause DQ_2 to toggle. The end of the erase-suspended program operation is detected by the RY/\overline{BY} output pin, \overline{Data} polling of DQ_7 , or by the Toggle Bit I (DQ_6) which is the same as the regular Byte Program operation. Note that DQ_7 must be read from the Byte Program address while DQ_6 can be read from any address.

To resume the operation of Sector Erase, the Resume command (30h) should be written. Any further writes of the Resume command at this point will be ignored. Another Erase Suspend command can be written after the chip has resumed erasing.

Write Operation Status

	S	itatus	DQ ₇	DQ ₆	DQ₅	DQ ₃	DQ_2
	Embedded Program Algorithm			Toggle	0	0	1
In Progress	Embedded Erase Algorithm			Toggle	0	1	Toggle
	Erase Sus- pended Mode	Erase Suspend Read (Erase Suspended Sector)	1	1	0	0	Toggle*1
		Erase Suspend Read (Non-Erase Suspended Sector)	Data	Data	Data	Data	Data
		Erase Suspend Program (Non-Erase Suspended Sector)	DQ ₇	Toggle*2	0	0	1 *3
	Embedded Pr	rogram Algorithm	DQ ₇	Toggle	1	0	1
Exceeded	Embedded Er	rase Algorithm	0	Toggle	1	1	N/A
Time Limits	Erase Suspended Mode	Erase Suspend Program (Non-Erase Suspended Sector)	DQ 7	Toggle	1	0	N/A

^{*1 :} Performing successive read operations from the erase-suspended sector will cause DQ2 to toggle.

DQ₇

Data Polling

The MBM29F080A device features Data Polling as a method to indicate to the host that the embedded algorithms are in progress or completed. During the Embedded Program Algorithm, an attempt to read the device will produce the complement of the data last written to DQ₇. Upon completion of the Embedded Program Algorithm, an attempt to read the device will produce the true data last written to DQ₇. During the Embedded Erase[™] Algorithm, an attempt to read the device will produce a "0" at the DQ₇ output. Upon completion of the Embedded Erase Algorithm an attempt to read the device will produce a "1" at the DQ₇ output. The flowchart for Data Polling (DQ₇) is shown in "Data Polling Algorithm" in "■FLOW CHART".

Data polling will also flag the entry into Erase Suspend. DQ $_7$ will switch "0" to "1" at the start of the Erase Suspend mode. Please note that the address of an erasing sector must be applied in order to observe DQ $_7$ in the Erase Suspend Mode.

During Program in Erase Suspend, Data polling will perform the same as in regular program execution outside of the suspend mode.

For chip erase, the Data Polling is valid after the rising edge of the sixth WE pulse in the six write pulse sequence. For sector erase, the Data Polling is valid after the last rising edge of the sector erase WE pulse. Data Polling must be performed at sector address within any of the sectors being erased and not a sector that is within a protected sector group. Otherwise, the status may not be valid.

Just prior to the completion of Embedded Algorithm operation DQ_7 may change asynchronously while the output enable (\overline{OE}) is asserted low. This means that the device is driving status information on DQ_7 at one instant of time and then that byte's valid data at the next instant of time. Depending on when the system samples the DQ_7 output, it may read the status or valid data. Even if the device has completed the Embedded Algorithm operations and DQ_7 has a valid data, the data outputs on DQ_0 to DQ_6 may be still invalid. The valid data on DQ_0 to DQ_7 will be read on the successive read attempts.

^{*2 :} Performing successive read operations from any address will cause DQ₀ to toggle.

^{*3 :} Reading the byte address being programmed while in the erase-suspend program mode will indicate logic "1" at the DQ2 bit. However, successive reads from the erase-suspended sector will cause DQ2 to toggle.

The Data Polling feature is only active during the Embedded Programming Algorithm, Embedded Erase Algorithm, Erase Suspend, erase-suspend-program mode, or sector erase time-out. (See "Hardware Sequence Flags Table" in "■FLEXIBLE SECTOR-ERASE ARCHITECTURE".)

See "AC Waveforms for Data Polling during Embedded Algorithm Operations" in "■TIMING DIAGRAM" for the Data Polling timing specifications and diagrams.

DQ_6

Toggle Bit I

The MBM29F080A also features the "Toggle Bit I" as a method to indicate to the host system that the embedded algorithms are in progress or completed.

During an Embedded Program or Erase Algorithm cycle, successive attempts to read (\overline{OE} toggling) data from the device *at any address* will result in DQ₆ toggling between one and zero. Once the Embedded Program or Erase Algorithm cycle is completed, DQ₆ will stop toggling and valid data will be read on *the next* successive attempts. During programming, the Toggle Bit I is valid after the rising edge of the fourth \overline{WE} pulse in the four write pulse sequence. For chip erase, and sector erase the Toggle Bit I is valid after the rising edge of the sixth \overline{WE} pulse in the six write pulse sequence. For Sector Erase, the Toggle Bit I is valid after the last rising edge of the sector erase \overline{WE} pulse. The Toggle Bit I is active during the sector erase time out.

In programming, if the sector being written to is protected, the Toggle Bit I will toggle for about 2 μ s and then stop toggling without the data having changed. In erase, the device will erase all the selected sectors except for the ones that are protected. If all selected sectors are protected, the chip will toggle the Toggle Bit I for about 100 μ s and then drop back into read mode, having changed none of the data.

Either $\overline{\text{CE}}$ or $\overline{\text{OE}}$ toggling will cause the DQ₆ to toggle. In addition, an Erase Suspend/Resume command will cause DQ₆ to toggle.

See "AC Waveforms for Toggle Bit I during Embedded Algorithm Operations" in "■TIMING DIAGRAM" for the Toggle Bit I timing specifications and diagrams.

DQ₅

Exceeded Timing Limits

 DQ_5 will indicate if the program or erase time has exceeded the specified limits (internal pulse count). Under these conditions DQ_5 will produce a "1". This is a failure condition which indicates that the program or erase cycle was not successfully completed. \overline{Data} Polling DQ_7 , DQ_6 is the only operating function of the device under this condition. The \overline{CE} circuit will partially power down the device under these conditions (to approximately 2 mA). The \overline{OE} and \overline{WE} pins will control the output disable functions as described in "MBM29F080A User Bus Operations Table" in " \blacksquare FLEXIBLE SECTOR-ERASE ARCHITECTURE".

The DQ_5 failure condition may also appear if a user tries to program a 1 to a location that is previously programmed to 0. In this case the device locks out and never completes the Embedded Algorithm operation. Hence, the system never reads a valid data on DQ_7 bit and DQ_6 never stops toggling. Once the device has exceeded timing limits, the DQ_5 bit will indicate a "1." Please note that this is not a device failure condition since the device was incorrectly used. If this occurs, reset the device.

DQ₃

Sector Erase Timer

After the completion of the initial sector erase command sequence the sector erase time-out will begin. DQ3 will remain low until the time-out is complete. Data Polling and Toggle Bit I are valid after the initial sector erase command sequence.

If \overline{Data} Polling or the Toggle Bit I indicates the device has been written with a valid erase command, DQ_3 may be used to determine if the sector erase timer window is still open. If DQ_3 is high ("1") the internally controlled erase cycle has begun; attempts to write subsequent commands (other than Erase Suspend) to the device will be ignored until the erase operation is completed as indicated by \overline{Data} Polling or Toggle Bit I. If DQ_3 is low ("0"), the device will accept additional sector erase commands. To insure the command has been accepted, the system software should check the status of DQ_3 prior to and following each subsequent sector erase command. If DQ_3 were high on the second status check, the command may not have been accepted.

Refer to "Hardware Sequence Flags Table" in "■FLEXIBLE SECTOR-ERASE ARCHITECTURE".

DQ_2

Toggle Bit II

This toggle bit II, along with DQ₆, can be used to determine whether the device is in the Embedded Erase™ Algorithm or in Erase Suspend.

Successive reads from the erasing sector will cause DQ₂ to toggle during the Embedded EraseTM Algorithm. If the device is in the erase-suspended-read mode, successive reads from the erase-suspended sector will cause DQ₂ to toggle. When the device is in the erase-suspended-program mode, successive reads from the byte address of the non-erase suspended sector will indicate a logic "1" at the DQ₂ bit.

Mode	DQ ₇	DQ ₆	DQ ₂
Program	ŪQ ₇	toggles	1
Erase	0	toggles	toggles
Erase Suspend Read *1 (Erase-Suspended Sector)	1	1	toggles
Erase Suspend Program	DQ ₇ *2	toggles	1 *2

^{*1 :} These status flags apply when outputs are read from a sector that has been erase-suspended.

 DQ_6 is different from DQ_2 in that DQ_6 toggles only when the standard program or Erase, or Erase Suspend Program operation is in progress. The behavior of these two status bits, along with that of DQ_7 , is summarized as follows:

For example, DQ₂ and DQ6 can be used together to determine the erase-suspend-read mode (DQ₂ toggles while DQ6 does not). See also "Hardware Sequence Flags Table" in "■FLEXIBLE SECTOR-ERASE ARCHITECTURE" and "DQ₂ vs. DQ6" in "■TIMING DIAGRAM".

Furthermore, DQ₂ can also be used to determine which sector is being erased. When the device is in the erase mode, DQ₂ toggles if this bit is read from the erasing sector.

RY/BY

Ready/Busy

The MBM29F080A provides a RY/BY open-drain output pin as a way to indicate to the host system that the Embedded Algorithms are either in progress or has been completed. If the output is low, the device is busy with either a program or erase operation. If the output is high, the device is ready to accept any read/write or erase operation. When the RY/BY pin is low, the device will not accept any additional program or erase commands with the exception of the Erase Suspend command. If the MBM29F080A is placed in an Erase Suspend mode, the RY/BY output will be high, by means of connecting with a pull-up resistor to Vcc.

^{*2 :} These status flags apply when outputs are read from the byte address of the non-erase suspended sector.

During programming, the RY/BY pin is driven low after the rising edge of the fourth WE pulse. During an erase operation, the RY/BY pin is driven low after the rising edge of the sixth WE pulse. The RY/BY pin will indicate a busy condition during RESET pulse. Refer to "RY/BY Timing Diagram during Program/Erase Operations" in "TIMING DIAGRAM" for a detailed timing diagram. The RY/BY pin is pulled high in standby mode.

Since this is an open-drain output, several RY/BY pins can be tied together in parallel with a pull-up resistor to Vcc.

RESET

Hardware Reset

The MBM29F080A device may be reset by driving the \overline{RESET} pin to V_{IL} . The \overline{RESET} pin must be kept low (V_{IL}) for at least 500 ns. Any operation in progress will be terminated and the internal state machine will be reset to the read mode 20 μ s after the \overline{RESET} pin is driven low. If a hardware reset occurs during a program operation, the data at that particular location will be indeterminate.

When the RESET pin is low and the internal reset is complete, the device goes to standby mode and cannot be accessed. Also, note that all the data output pins are tri-stated for the duration of the RESET pulse. Once the RESET pin is taken high, the device requires transfer of wake up time until outputs are valid for read access.

The RESET pin may be tied to the system reset input. Therefore, if a system reset occurs during the Embedded Program or Erase Algorithm, the device will be automatically reset to read mode and this will enable the system's microprocessor to read the boot-up firmware from the Flash memory.

Data Protection

The MBM29F080A is designed to offer protection against accidental erasure or programming caused by spurious system level signals that may exist during power transitions. During power up the device automatically resets the internal state machine in the Read mode. Also, with its control register architecture, alteration of the memory contents only occurs after successful completions of specific multi-bus cycle command sequences.

The device also incorporates several features to prevent inadvertent write cycles resulting from Vcc power-up and power-down transitions or system noise.

Low Vcc Write Inhibit

To avoid initiation of a write cycle during $V_{\rm CC}$ power-up and power-down, a write cycle is locked out for $V_{\rm CC}$ less than 3.2 V (typically 3.7 V). If $V_{\rm CC}$ < $V_{\rm LKO}$, the command register is disabled and all internal program/erase circuits are disabled. Under this condition the device will reset to the read mode. Subsequent writes will be ignored until the $V_{\rm CC}$ level is greater than $V_{\rm LKO}$. It is the users responsibility to ensure that the control pins are logically correct to prevent unintentional writes when $V_{\rm CC}$ is above 3.2 V.

Write Pulse "Glitch" Protection

Noise pulses of less than 5 ns (typical) on \overline{OE} , \overline{CE} , or \overline{WE} will not initiate a write cycle.

Logical Inhibit

Writing is inhibited by holding any one of $\overline{OE} = V_{IL}$, $\overline{CE} = V_{IH}$ or $\overline{WE} = V_{IH}$. To initiate a write cycle \overline{CE} and \overline{WE} must be a logical zero while \overline{OE} is a logical one.

Power-Up Write Inhibit

Power-up of the device with $\overline{WE} = \overline{CE} = V_{IL}$ and $\overline{OE} = V_{IH}$ will not accept commands on the rising edge of \overline{WE} . The internal state machine is automatically reset to the read mode on power-up.

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rat	Unit	
raianietei	Symbol	Min	Max	Oille
Storage Temperature	Tstg	-55	+125	°C
Ambient Temperature with Power Applied	TA	-40	+85	°C
Voltage with Respect to Ground All pins except A ₉ , \overline{OE} , and \overline{RESET} *1, *2	VIN, VOUT	-2.0	+7.0	V
Power Supply Voltage *1, *3	Vcc	-2.0	+7.0	V
A ₉ , OE, and RESET *2	Vin	-2.0	+13.5	V

^{*1 :} Voltage is defined on the basis of Vss = GND = 0 V.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parai	notor	Symbol	Val	Unit	
raiai	netei	Syllibol	Min	Max	Offic
Ambient Temperature	MBM29F080A-55	TA	-20	+70	°C
Ambient remperature	MBM29F080A-70/-90	IA	-40	+85	°C
Vcc Supply Voltages *	MBM29F080A-55	Vcc	+4.75	+5.25	V
vec Supply voltages	MBM29F080A-70/-90	V CC	+4.50	+5.50	V

^{*:} Voltage is defined on the basis of Vss = GND = 0 V.

Note: Operating ranges define those limits between which the functionality of the device is guaranteed.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.


No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

^{*2:} Minimum DC voltage on input or I/O pins is -0.5 V. During voltage transitions, input or I/O pins may underhoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC voltage on output and I/O pins is Vcc +0.5 V. During voltage transitions, input or I/O pins may overshoot to Vcc +2.0 V for periods up to 20 ns.


^{*3:} Minimum DC input voltage on A₉, \overline{OE} , and \overline{RESET} pins are −0.5 V. During voltage transitions, A₉, \overline{OE} , and \overline{RESET} pins may undershoot V_{SS} to −2.0 V for periods of up to 20 ns. Voltage difference between input and power supply (V_{IN} − V_{CC}) does not exceed +9.0 V. Maximum DC input voltage on A₉, \overline{OE} , and \overline{RESET} are +13.0 V which may overshoot to +14.0 V for periods up to 20 ns.

■ MAXIMUM OVERSHOOT / MAXIMUM UNDERSHOOT


1. Maximum Undershoot Waveform



2. Maximum Overshoot Waveform 1



3. Maximum Overshoot Waveform 2



■ DC CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Max	Unit
Input Leakage Current	lu	Vin = Vss to Vcc, Vcc = Vcc Max	_	±1.0	μΑ
Output Leakage Current	ILO	Vout = Vss to Vcc, Vcc = Vcc Max	_	±1.0	μА
A ₉ , OE , RESET Inputs Leakage Current	Ішт	Vcc = Vcc Max A ₉ , OE, RESET = 12.5 V	_	50	μА
Vcc Active Current *1	Icc1	CE = VIL, OE = VIH	_	40	mA
Vcc Active Current *2	Icc2	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH}$	_	45	mA
V Comment (Stepheller)		Vcc = Vcc Max, \overline{CE} = ViH, \overline{RESET} = ViH	_	1	mA
Vcc Current (Standby)	Іссз	$\frac{\text{Vcc} = \text{Vcc Max}, \overline{\text{CE}} = \text{Vcc } \pm 0.3 \text{ V},}{\text{RESET} = \text{Vcc } \pm 0.3 \text{ V}}$	_	40 45 1 5 1 5 0.8 Vcc+0.5 12.5	μА
V. Current (Standby Beest)	la.	Vcc = Vcc Max, RESET = V _{IL}	_	1	mA
Vcc Current (Standby, Reset)	Icc4	Vcc = Vcc Max, RESET = Vss ±0.3 V	_	5	μА
Input Low Level	VIL	_	-0.5	0.8	V
Input High Level	VIH	_	2.0	Vcc+0.5	V
Voltage for Autoselect and Sector Protection (A ₉ , OE, RESET) *3, *4	V _{ID}	_	11.5	12.5	V
Output Low Voltage Level	Vol	IoL = 12.0 mA, Vcc = Vcc Min	_	0.45	V
Output High Voltage Level	Vон1	Iон = -2.5 mA, Vcc = Vcc Min	2.4	_	V
Output High Voltage Level	V _{OH2}	Іон = -100 μΑ	Vcc-0.4	_	V
Low Vcc Lock-Out Voltage	VLKO		3.2	4.2	V

^{*1 :} The lcc current listed includes both the DC operating current and the frequency dependent component (at 6 MHz). The frequency component typically is 2 mA/MHz, with $\overline{\text{OE}}$ at V_{IH} .

^{*2 :} Icc active while Embedded Algorithm (program or erase) is in progress.

^{*3 :} Applicable to sector protection function.

^{*4 :} $(V_{ID} - V_{CC})$ do not exceed 9 V.

■ AC CHARACTERISTICS

Read Only Operations Characteristics

Parameter	Symbol		Test	-55 * ¹		-70 * ²		-90 *²		Unit
raiametei	JEDEC	Standard	Setup	Min	Max	Min	Max	Min	Max	Oiiii
Read Cycle Time	tavav	t RC	_	55	_	70	_	90	_	ns
Address to Output Delay	tavqv	tacc	<u>CE</u> = V _{IL} <u>OE</u> = V _{IL}		55		70	_	90	ns
Chip Enable to Output Delay	t ELQV	t CE	OE = VIL	_	55	_	70	_	90	ns
Output Enable to Output Delay	t GLQV	t oe	_	_	30	_	30	_	40	ns
Chip Enable to Output HIGH-Z	t ehqz	t DF	_	_	20	_	20	_	20	ns
Output Enable to Output HIGH-Z	t GHQZ	t DF	_	_	20		20	_	20	ns
Output Hold Time From Addresses, CE or OE, Whichever Occurs First	taxqx	tон	_	0	_	0	_	0	_	ns
RESET Pin Low to Read Mode	_	tREADY	_	_	20	_	20	_	20	μs

*1: Test Conditions:


Output Load: 1 TTL gate and 30 pF Input rise and fall times: 5 ns Input pulse levels: 0.0 V or 3.0 V Timing measurement reference level

Input: 1.5 V Output: 1.5 V

*2: Test Conditions:

Output Load: 1 TTL gate and 100 pF Input rise and fall times: 5 ns Input pulse levels: 0.45 V or 2.4 V Timing measurement reference level

Input: 0.8 V and 2.0 V Output: 0.8 V and 2.0 V



• Write/Erase/Program Operations

		Sy	mbol				MBN	129F	080A				
Description		IEDEO	04		-55			-70		-90			Unit
		JEDEC	Standard	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Write Cycle Tir	ne	tavav	twc	55	_	_	70	_		90	_	_	ns
Address Setup	Time	tavwl	t AS	0	_		0	_		0	_		ns
Address Hold	Time	twlax	t AH	40	_		45	_		45	_		ns
Data Setup Tin	ne	t dvwh	t DS	25			30	_		45	_		ns
Data Hold Time	е	twndx	tон	0	_		0	_		0	_		ns
Output Enable	Setup Time		toes	0			0	_		0	_		ns
Output	Read			0	_	_	0	_		0	_	_	ns
Enable Hold Time	Toggle Bit I and Data Polling	_	tоен	10	_		10	_	_	10	_		ns
Read Recover	Time Before Write	t GHWL	t GHWL	0	_	_	0	-	_	0	_	_	ns
Read Recover	Time Before Write	t GHEL	t GHEL	0	_	_	0	_		0	_	_	ns
CE Setup Time)	t ELWL	t cs	0	_		0	_		0	_	_	ns
WE Setup Time	e	twlel	tws	0	_	_	0	-	_	0	_	_	ns
CE Hold Time		twheh	t сн	0	_	_	0		_	0	_	_	ns
WE Hold Time		t EHWH	t wH	0	_		0	_		0	_	_	ns
Write Pulse Wi	dth	twlwh	t wp	30	_		35	_		45	_	_	ns
Write Pulse Wi	dth	t ELEH	t cp	30	_		35	_		45	_		ns
Write Pulse Wi	dth High	twhwL	t wph	20	_		20	_		20	_		ns
Write Pulse Wi	dth High	t ehel	t CPH	20	_		20	_		20	_		ns
Byte Programn	ning Operation	twnwh1	twhwh1	_	8		_	8		_	8	_	μs
Sector Erase C	Ineration *1	twhwh2	t whwh2	_	1	_	_	1	_	_	1	_	s
Occior Erase C	poration	(VVHVVH2	tvvnvvn2	_	_	8	_	_	8	_	_	8	s
Vcc Setup Time	е		t vcs	50	_	_	50	l		50	_	_	μs
Rise Time to V	ID	_	tvidr	500	_	_	500	_	_	500	_	_	ns
Voltage Transi	tion Time *2	_	t vlht	4	_	_	4		_	4	_	_	μs
Write Pulse Wi	dth * ²		twpp	100		_	100			100	_		μs
	e to WE Active *2	_	toesp	4	_	_	4			4			μs
CE Setup Time	e to WE Active *2	_	tcsp	4	_		4	_		4	_	_	μs
Recover Time	from RY/BY		t RB	0	_	_	0		_	0	_	_	ns

(Continued)

(Continued)

	Sy	mbol	MBM29F080A									
Description	JEDEC	Standard	-55		-70			-90			Unit	
	JEDEC	Stariuaru	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
RESET Pulse Width	_	t RP	500	_	_	500	_	_	500		_	ns
RESET Hold Time Before Read		t RH	50	_		50			50			ns
Program/Erase Valid to RY/BY Delay	_	t BUSY	_		55		_	70	_	_	90	ns
Delay Time from Embedded Output Enable	_	t eoe		_	30		_	30	_	_	40	ns

^{*1 :} This does not include the preprogramming time.

■ ERASE AND PROGRAMMING PERFORMANCE

Parameter		Limits		Unit	Comments	
raiailletei	Min	Тур	Max	Oilit	Comments	
Sector Erase Time	_	1	8	S	Excludes 00h programming prior to erasure	
Byte Programming Time	_	8	150	μs	Excludes system-level overhead	
Chip Programming Time	_	8.4	20	S	Excludes system-level overhead	
Erase/Program Cycle	100,000	_	_	cycle		

■ TSOP(1) PIN CAPACITANCE

Parameter	Symbol	Test Setup	Тур	Max	Unit
Input Capacitance	Cin	V _{IN} = 0	8	10	pF
Output Capacitance	Соит	Vout = 0	8	10	pF
Control Pin Capacitance	C _{IN2}	Vin = 0	9	10	pF

Note : Test conditions $T_A = +25$ °C, f = 1.0 MHz

■ SOP PIN CAPACITANCE

Parameter	Symbol	Test Setup	Тур	Max	Unit
Input Capacitance	Cin	V _{IN} = 0	8	10.5	pF
Output Capacitance	Соит	Vоит = 0	8	10	pF
Control Pin Capacitance	C _{IN2}	V _{IN} = 0	9.5	11	pF


Notes: • Sampled, not 100% tested.

• Test conditions T_A = +25°C, f = 1.0 MHz


^{*2 :} This timing is for Sector Protection operation.

■ TIMING DIAGRAM


Key to Switching Waveforms




(1) AC Waveforms for Read Operations



(2) AC Waveforms for Read Operations




(3) AC Waveforms for Alternate $\overline{\text{WE}}$ Controlled Program Operations



Notes : $\, \bullet \, \text{PA}$ is address of the memory location to be programmed.

- PD is data to be programmed at byte address.
- $\overline{DQ_7}$ is the output of the complement of the data written to the device.
- Dout is the output of the data written to the device.
- Figure indicates last two bus cycles of four bus cycle sequence.


(4) AC Waveforms for Alternate $\overline{\text{CE}}$ Controlled Program Operations




Notes: • PA is address of the memory location to be programmed.


- PD is data to be programmed at byte address.
- $\overline{DQ_7}$ is the output of the complement of the data written to the device.
- Dout is the output of the data written to the device.
- Figure indicates last two bus cycles of four bus cycle sequence.















(8) RY/BY Timing Diagram During Program/Erase Operations













(12) DQ2 vs. DQ6




■ FLOW CHART



(2) Embedded Erase™ Algorithm Start Write Erase Command Sequence (See Below) Data Polling or Toggle Bit I Successfully Completed **Erasure Completed** Individual Sector/Multiple Sector **Chip Erase Command Sequence Erase Command Sequence** (Address/Command): (Address/Command): 555h/AAh 555h/AAh 2AAh/55h 2AAh/55h 555h/80h 555h/80h 555h/AAh 555h/AAh 2AAh/55h 2AAh/55h 555h/10h Sector Address/30h Sector Address/30h Additional sector erase commands are optional. Sector Address/30h Note: To insure the command has been accepted, the system software should check the status of DQ3 prior to and following each subsequent sector erase command. If DQ3 were high on the second status check, the command may not have been accepted.

(3) Data Polling Algorithm




VA = Address for programming


- Any of the sector addresses within the sector being erased during sector erase or multiple erases operation.
- Any of the sector group addresses within the sector not being protected during sector erase or multiple sector erases operation.

Note: DQ_7 is rechecked even if DQ_5 = "1" because DQ_7 may change simultaneously with DQ_5 .


(4) Toggle Bit I Algorithm



- *1 : Read toggle bit twice to determine whether it is toggling.
- *2 : DQ $_6$ is rechecked even if DQ $_5$ = "1" because DQ $_6$ may stop toggling at the same time as DQ $_5$ changing to "1".




(6) Temporary Sector Group Unprotection Algorithm



*1 : All Protected sector groups unprotected.


*2 : All previously protected sector groups are protected once again.


■ ORDERING INFORMATION




Part No.	Package	Access Time	Remarks
MBM29F080A-55PTN	40-pin plastic TSOP(1)	55 70	
MBM29F080A-70PTN MBM29F080A-90PTN	(FPT-40P-M06) (Normal Bend)	70 90	
MBM29F080A-55PTR	40-pin plastic TSOP(1)	55	
MBM29F080A-70PTR MBM29F080A-90PTR	(FPT-40P-M07) (Reverse Bend)	70 90	
MBM29F080A-55PFTN	48-pin plastic TSOP(1)	55	
MBM29F080A-70PFTN MBM29F080A-90PFTN	(FPT-48P-M19) (Normal Bend)	70 90	
MBM29F080A-55PFTR	48-pin plastic TSOP(1)	55	
MBM29F080A-70PFTR MBM29F080A-90PFTR	(FPT-48P-M20) (Reverse Bend)	70 90	
MBM29F080A-55PF	44-pin plastic SOP	55	
MBM29F080A-70PF MBM29F080A-90PF	(FPT-44P-M16)	70 90	


■ PACKAGE DIMENSIONS






(Continued)





(Continued)



FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F0305

© FUJITSU LIMITED Printed in Japan