IS61C6416



64K x 16 HIGH-SPEED CMOS STATIC RAM

FEATURES

- · High-speed access time: 10, 12, 15, and 20 ns
- CMOS low power operation
 - 1650 mW (max) @ -10ns Cycle
 - $-55 \mu W$ (max) CMOS Standby
- TTL compatible interface levels
- Single 5V ± 10% power supply
- Fully static operation: no clock or refresh required
- · Three state outputs
- · Industrial temperature available
- Available in 44-pin SOJ package and 44-pin TSOP-2

DESCRIPTION


The ICSI IS61C6416 is a high-speed, 1,048,576-bit static RAM organized as 65,536 words by 16 bits. It is fabricated using ICSI's high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields access times as fast as 10 ns with low power consumption.

When $\overline{\text{CE}}$ is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down with CMOS input levels.

Easy memory expansion is provided by using Chip Enable and Output Enable inputs, $\overline{\text{CE}}$ and $\overline{\text{OE}}$. The active LOW Write Enable ($\overline{\text{WE}}$) controls both writing and reading of the memory. A data byte allows Upper Byte ($\overline{\text{UB}}$) and Lower Byte ($\overline{\text{LB}}$) access.

The IS61C6416 is packaged in the JEDEC standard 44-pin 400mil SOJ and 44-pin 400mil TSOP-2.


FUNCTIONAL BLOCK DIAGRAM




ICSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 2000, Integrated Circuit Solution Inc.



PIN CONFIGURATIONS 44-Pin SOJ



44-Pin TSOP-2



PIN DESCRIPTIONS

A0-A15	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input

ĪΒ	Lower-byte Control (I/O0-I/O7)
ŪB	Upper-byte Control (I/O8-I/O15)
NC	No Connection
Vcc	Power
GND	Ground

TRUTH TABLE

						I/O			
Mode	WE	CE	ŌĒ	ГB	ŪB	1/00-1/07	I/O8-I/O15	Vcc Current	
Not Selected	Х	Н	Х	Х	Х	High-Z	High-Z	Isb1, Isb2	
Output Disabled	Н	L	Н	Χ	Χ	High-Z	High-Z	lcc1, lcc2	
	Χ	L	Χ	Н	Н	High-Z	High-Z		
Read	Н	L	L	L	Н	D оит	High-Z	lcc1, lcc2	
	Н	L	L	Н	L	High-Z	Dout		
	Н	L	L	L	L	D ouт	D ouт		
Write	L	L	Χ	L	Н	DIN	High-Z	lcc1, lcc2	
	L	L	Χ	Н	L	High-Z	DIN		
	L	L	Χ	L	L	DIN	DIN		



ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
Тѕтс	Storage Temperature	-65 to +150	°C
Рт	Power Dissipation	1.5	W
Іоит	DC Output Current (LOW)	20	mA

Note:

 Stress greater than those listed under ABSO-LUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING RANGE

Range	Ambient Temperature	Speed	V cc
Commercial	0°C to +70°C	-10, -12	5V ± 5%
		-15, -20	$5V \pm 10\%$
Industrial	–40°C to +85°C	-12	5V ± 5%
		-15, -20	5V ± 10%

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	Vcc = Min., Iон = -4.0 mA	2.4	_	V
		I он = $-100 \mu A$	_	3.95	
Vol	Output LOW Voltage	Vcc = Min., IoL = 8.0 mA	_	0.4	V
ViH	Input HIGH Voltage		2.2	Vcc + 0.5	V
VIL	Input LOW Voltage ⁽¹⁾		-0.5	0.8	V
lu	Input Leakage	GND ≤ V _{IN} ≤ V _{CC}	-2	2	μΑ
ILO	Output Leakage	GND ≤ Vo∪т ≤ Vcc, Outputs Disabled	-2	2	μΑ

Notes:

POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

					10	-1	12		15	-2	.0	
Symbol	Parameter	Test Conditions		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Icc	Vcc Dynamic Operating Supply Current	Vcc = Max., lout = 0 mA, f = MAX	Com. Ind.	_ _	300 —	_ _	280 300	_	260 290	_	235 255	mA
ISB1	TTL Standby Current (TTL Inputs)	$\begin{aligned} &\text{Vcc} = \text{Max.,} \\ &\frac{\text{Vin}}{\text{CE}} \geq \text{Vih , f} = 0 \end{aligned}$	Com. Ind.	_ _	50 —	_	50 55	_	50 55	-	50 55	mA
ISB2	CMOS Standby Current (CMOS Inputs)		Com. Ind.	_	10 _	_	10 15	-	10 15	_	10 15	mA

Note:

^{1.} V_{IL} (min.) = -3.0V for pulse width less than 10 ns.

^{1.} At $f = f_{MAX}$, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

IS61C6416



CAPACITANCE(1)

Symbol	Parameter	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 0V	6	pF
Соит	Input/Output Capacitance	Vout = 0V	8	pF

Note:

READ CYCLE SWITCHING CHARACTERISTICS(1) (Over Operating Range)


		-1		-1		-1		=	20	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
trc	Read Cycle Time	10	_	12	_	15	_	20	_	ns
taa	Address Access Time	_	10	_	12	_	15	_	20	ns
tона	Output Hold Time	3	_	3	_	3	-	4	_	ns
tace	CE Access Time	_	10	_	12	_	15	_	20	ns
tdoe	OE Access Time	_	5	_	6	_	7	_	9	ns
thzoe(2)	OE to High-Z Output	_	5	_	6	0	6	0	8	ns
tLZOE ⁽²⁾	OE to Low-Z Output	0	_	0	_	0	_	0	_	ns
thzce(2	CE to High-Z Output	0	5	0	6	0	6	0	8	ns
tLZCE ⁽²⁾	CE to Low-Z Output	3	_	3	_	3	_	3	_	ns
t BA	LB, UB Access Time	_	5	_	6	_	7	_	9	ns
tHZB	LB, UB to High-Z Output	0	5	0	6	0	6	0	8	ns
tızb	LB, UB to Low-Z Output	0	_	0	_	0	_	0	_	ns


Notes

AC TEST CONDITIONS

Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	3 ns
Input and Output Timing and Reference Level	1.5V
Output Load	See Figures 1 and 2

AC TEST LOADS





^{1.} Tested initially and after any design or process changes that may affect these parameters.

^{1.} Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.


^{2.} Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

^{3.} Not 100% tested.




AC WAVEFORMS

READ CYCLE NO. $1^{(1,2)}$ (Address Controlled) ($\overline{CE} = \overline{OE} = V_{IL}$, \overline{UB} or $\overline{LB} = V_{IL}$)



READ CYCLE NO. 2^(1,3)



- Notes:

 1. WE is HIGH for a Read Cycle.
- 2. The device is continuously selected. \overline{OE} , \overline{CE} , \overline{UB} , or $\overline{LB} = V_{IL}$.
- 3. Address is valid prior to or coincident with $\overline{\text{CE}}$ LOW transition.



WRITE CYCLE SWITCHING CHARACTERISTICS(1,3) (Over Operating Range)

		-1	0	-1:	2	-1	5	-20)		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
twc	Write Cycle Time	10	_	12	_	15	_	20	_	ns	
tsce	CE to Write End	8	-	9	-	10	-	12	_	ns	
taw	Address Setup Time to Write End	8	_	9	_	10	_	12	_	ns	
tha	Address Hold from Write End	0	_	0	_	0	_	0	_	ns	
tsa	Address Setup Time	0	_	0	_	0	_	0	_	ns	
tрwв	LB, UB Valid to End of Write	8	-	9	-	10	-	12	_	ns	
tpwe	WE Pulse Width	8	-	9	-	10	-	12	_	ns	
tsp	Data Setup to Write End	5	_	6	_	7	_	9	_	ns	
tho	Data Hold from Write End	0	-	0	-	0	-	0	_	ns	
tHZWE ⁽²⁾	WE LOW to High-Z Output	_	5	-	6	_	7	-	9	ns	
tLZWE ⁽²⁾	WE HIGH to Low-Z Output	3	_	3	_	3	_	3	_	ns	

Notes:

^{1.} Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.


2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

^{3.} The internal write time is defined by the overlap of \overline{CE} LOW and \overline{UB} or \overline{LB} , and \overline{WE} LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.



AC WAVEFORMS

WRITE CYCLE NO. 1 (WE Controlled)(1,2)




Notes:


- 1. WRITE is an internally generated signal asserted during an overlap of the LOW states on the $\overline{\text{CE}}$ and $\overline{\text{WE}}$ inputs and at least one of the $\overline{\text{LB}}$ and $\overline{\text{UB}}$ inputs being in the LOW state.
- 2. WRITE = (\overline{CE}) [(\overline{LB}) = (\overline{UB})] (\overline{WE}) .



WRITE CYCLE NO. 2 (OE is HIGH During Write Cycle) (1,2)



WRITE CYCLE NO. 3 (OE is LOW During Write Cycle) (1)




Notes:

- 1. The internal write time is defined by the overlap of $\overline{\text{CE}}$ LOW and $\overline{\text{WE}}$ LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
- 2. I/O will assume the High-Z state if $\overline{OE} > V_{IH}$.



WRITE CYCLE NO. 4 (UB/LB Back to Back Write)





ORDERING INFORMATION

Commercial Range: 0°C to +70°C

Speed (ns)	Order Part No.	Package
10	IS61C6416-10T	400mil TSOP-2
10	IS61C6416-10K	400mil SOJ
12	IS61C6416-12T	400mil TSOP-2
12	IS61C6416-12K	400mil SOJ
15	IS61C6416-15T	400mil TSOP-2
15	IS61C6416-15K	400mil SOJ
20	IS61C6416-20T	400mil TSOP-2
20	IS61C6416-20K	400mil SOJ

ORDERING INFORMATION

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
12	IS61C6416-12TI	400mil TSOP-2
12	IS61C6416-12KI	400mil SOJ
15	IS61C6416-15TI	400mil TSOP-2
15	IS61C6416-15KI	400mil SOJ
20	IS61C6416-20TI	400mil TSOP-2
20	IS61C6416-20KI	400mil SOJ



Integrated Circuit Solution Inc.

HEADQUARTER:

NO.2, TECHNOLOGY RD. V, SCIENCE-BASED INDUSTRIAL PARK,

HSIN-CHU, TAIWAN, R.O.C.

TEL: 886-3-5780333 Fax: 886-3-5783000

BRANCH OFFICE:

7F, NO. 106, SEC. 1, HSIN-TAI 5TH ROAD, HSICHIH TAIPEI COUNTY, TAIWAN, R.O.C.

TEL: 886-2-26962140 FAX: 886-2-26962252

http://www.icsi.com.tw