## Features

- Advanced, High-speed Programmable Logic Device - Superset of 22V10
- Improved Performance - 7.5 ns $\mathrm{t}_{\mathrm{PD}}$, 95 MHz External Operation
- Enhanced Logic Flexibility
- Backward Compatible with ATV750(L) Software and Hardware
- New Flip-flop Features
- D- or T-type
- Product Term or Direct Input Pin Clocking
- High-speed Erasable Programmable Logic Devices
- 7.5 ns Maximum Pin-to-pin Delay

| Device | $\mathbf{I}_{\mathbf{C C}}$, Standby |
| :--- | :---: |
| ATV750B | 125 mA |
| ATV750BL | 15 mA |

- Highest Density Programmable Logic Available in a 24-pin Package
- Increased Logic Flexibility
- 42 Array Inputs, 20 Sum Terms and 20 Flip-flops
- Enhanced Output Logic Flexibility
- All 20 Flip-flops Feed Back Internally
- 10 Flip-flops are Also Available as Outputs
- Full Military, Commercial and Industrial Temperature Ranges


## Logic Diagram



## Description

The $\operatorname{ATV} 750 \mathrm{~B}(\mathrm{~L})$ is twice as powerful as most other 24-pin programmable logic devices. Increased product terms, sum terms, flip-flops and output logic configurations translate into more usable gates. High-speed logic and uniform, predictable delays guarantee fast in-system performance.

## Pin Configurations

| Pin Name | Function |
| :--- | :--- |
| CLK | Clock |
| IN | Logic Inputs |
| I/O | Bi-directional Buffers |
| * | No Internal Connection |
| $\mathrm{V}_{\mathrm{CC}}$ | +5V Supply |




High-speed UV Erasable Programmable Logic Device

## ATV750B ATV750BL

Commercial and industrial versions are obsolete. Please use ATF750C.

Military versions continue to be available, but please do not use for new designs. For new military applications, recommend multiple ATF22V10s.

Each of the ATV750B(L) 22 logic pins can be used as an input. Ten of these can be used as inputs, outputs or bi-directional I/O pins. Each flip-flop is individually configurable as either Dor T-type. Each flip-flop output is fed back into the array independently. This allows burying of all the sum terms and flip-flops.

There are 171 total product terms available. A variable format is used to assign between four to eight product terms per sum term. There are two sum terms per output, providing added flexibility. Much more logic can be replaced by this device than by any other 24-pin PLD. With 20 sum terms and flip-flops, complex state machines are easily implemented with logic to spare.

Product terms provide individual clocks and asynchronous resets for each flip-flop. Each flipflop may also be individually configured to have direct input pin controlled clocking. Each output has its own enable product term. One product term provides a common synchronous preset for all flip-flops. Register preload functions are provided to simplify testing. All registers automatically reset upon power-up.
The ATV750BL is a low-power device with speeds as fast as 15 ns . The ATV750BL provides the optimum low-power PLD solution, with full CMOS output levels. This device significantly reduces total system power, thereby allowing battery-powered operation.

## Absolute Maximum Ratings*

| Temperature Under Bias............................. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| :---: | :---: |
| Storage Temperature ................................ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
| Voltage on Any Pin with |  |
| Respect to Ground | -2.0 V to $+7.0 \mathrm{~V}^{(1)}$ |
| Voltage on Input Pins with Respect to Ground |  |
| During Programming...... | OV to $+14.0 \mathrm{~V}^{(1)}$ |
| Programming Voltage with |  |
| Respect to Ground ............ | 2.0 V to $+14.0 \mathrm{~V}^{(1)}$ |
| Integrated UV Erase Dose | 7258 W.sec/cm ${ }^{2}$ |

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Note: 1. Minimum voltage is -0.6 V DC which may undershoot to -2.0 V for pulses of less than 20 ns.Maximum output pin voltage is $\mathrm{V}_{\mathrm{CC}}+0.75 \mathrm{~V}$ DC which may overshoot to +7.0 V for pulses of less than 20 ns.

## Logic Options

## Combinatorial Output



## Registered Output



Clock Mux


Output Options


DC and AC Operating Conditions ${ }^{(1)}$

|  | Commercial <br> $-7,-10,-15$ | Commercial <br> -25 | Industrial | Military |
| :--- | :---: | :---: | :---: | :---: |
| Operating Temperature | $0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}$ <br> (Ambient) | $0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}$ <br> (Ambient) | $-40^{\circ} \mathrm{C}-85^{\circ} \mathrm{C}$ <br> (Ambient) | $-55^{\circ} \mathrm{C}-125^{\circ} \mathrm{C}$ <br> $($ Case $)$ |
| $\mathrm{V}_{\mathrm{CC}}$ Power Supply | $5 \mathrm{~V} \pm 5 \%$ | $5 \mathrm{~V} \pm 10 \%$ | $5 \mathrm{~V} \pm 10 \%$ | $5 \mathrm{~V} \pm 10 \%$ |

Note: 1. See ordering information for valid speed and temperature combination.

DC Characteristics

| Symbol | Parameter | Condition |  |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {LI }}$ | Input Load Current | $\mathrm{V}_{\mathrm{IN}}=-0.1 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}+1 \mathrm{~V}$ |  |  |  |  | 10 | $\mu \mathrm{A}$ |
| ILO | Output Leakage Current | $\mathrm{V}_{\text {OUT }}=-0.1 \mathrm{~V}$ to $\mathrm{V}_{\text {CC }}+0.1 \mathrm{~V}$ |  |  |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current, Standby | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{MAX}, \\ & \text { Outputs Open } \end{aligned}$ |  | Com. |  | 125 | 180 | mA |
|  |  |  | B-7, -10 | Ind., Mil. |  | 125 | 190 | mA |
|  |  |  |  | Com. |  | 125 | 180 | mA |
|  |  |  | B-15, -25 | Ind., Mil. |  | 125 | 190 | mA |
|  |  |  |  | Com. |  | 15 | 30 | mA |
|  |  |  | BL-15 | Ind., Mil. |  | 15 | 30 | mA |
| $\mathrm{l}_{\mathrm{OS}}{ }^{(1)}$ | Output Short Circuit Current | $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}$ |  |  |  |  | -120 | mA |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | $4.5 \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ |  |  | -0.6 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  |  |  | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}+0.75$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}}, \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{MIN} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}$ | Com., Ind. |  |  | 0.5 | V |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}$ | Mil. |  |  | 0.5 | V |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA}$ | Com. |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}}, \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{MIN} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |  | $\mathrm{V}_{C C}-0.3$ |  |  | V |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  | 2.4 |  |  | V |

Note: 1. Not more than one output at a time should be shorted. Duration of short circuit test should not exceed 30 sec.

## Input Test Waveforms and Measurement Levels



$$
\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}}<3 \mathrm{~ns}(10 \% \text { to } 90 \%)
$$

## Output Test Load



## AC Waveforms, Product Term Clock ${ }^{(1)}$



Note: 1. Timing measurement reference is 1.5 V . Input AC driving levels are 0.0 V and 3.0 V , unless otherwise specified.

## AC Characteristics, Product Term Clock ${ }^{(1)}$

| Symbol | Parameter | -7 |  | -10 |  | B/BL-15 |  | B/BL-25 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |
| $\mathrm{t}_{\mathrm{PD}}$ | Input or Feedback to Non-Registered Output |  | 7.5 |  | 10 |  | 15 |  | 25 | ns |
| $t_{\text {EA }}$ | Input to Output Enable |  | 7.5 |  | 10 |  | 15 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{ER}}$ | Input to Output Disable |  | 7.5 |  | 10 |  | 15 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{CO}}$ | Clock to Output | 3 | 7.5 | 4 | 10 | 5 | 12 | 6 | 20 | ns |
| $\mathrm{t}_{\mathrm{CF}}$ | Clock to Feedback | 1 | 5 | 4 | 7.5 | 5 | 9 | 5 | 10 | ns |
| $\mathrm{t}_{\text {s }}$ | Input Setup Time | 3 |  | 4 |  | 8/12 |  | 14 |  | ns |
| $\mathrm{t}_{\mathrm{SF}}$ | Feedback Setup Time | 3 |  | 4 |  | 7 |  | 7 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Hold Time | 1 |  | 2 |  | 5/7 |  | 5/7 |  | ns |
| $t_{P}$ | Clock Period | 7 |  | 11 |  | 14 |  | 17 |  | ns |
| $\mathrm{t}_{\mathrm{w}}$ | Clock Width | 3.5 |  | 5.5 |  | 7 |  | 8.5 |  | ns |
| $\mathrm{f}_{\text {MAX }}$ | External Feedback 1/( $\mathrm{t}_{\mathrm{S}}+\mathrm{t}_{\mathrm{CO}}$ ) |  | 95 |  | 71 |  | 50/41 |  | 29 | MHz |
|  | Internal Feedback 1/( $\left.\mathrm{t}_{\mathrm{SF}}+\mathrm{t}_{\mathrm{CF}}\right)$ |  | 125 |  | 86 |  | 62 |  | 58 | MHz |
|  | No Feedback 1/(tp) |  | 142 |  | 90 |  | 71 |  | 58 | MHz |
| $\mathrm{t}_{\mathrm{AW}}$ | Asynchronous Reset Width | 5 |  | 10 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\text {AR }}$ | Asynchronous Reset Recovery Time | 3 |  | 10 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\text {AP }}$ | Asynchronous Reset to Registered Output Reset |  | 8 |  | 12 |  | 15 |  | 25 | ns |
| $\mathrm{t}_{\text {SP }}$ | Setup Time, Synchronous Preset | 4 |  | 7 |  | 8 |  | 15 |  | ns |

Note: 1. See ordering information for valid part numbers.

## AC Waveforms, Input Pin Clock ${ }^{(1)}$



Note: 1. Timing measurement reference is 1.5 V . Input AC driving levels are 0.0 V and 3.0 V , unless otherwise specified.

## AC Characteristics, Input Pin Clock

| Symbol | Parameter | -7 |  | -10 |  | $\begin{gathered} \text { B/BL } \\ -15 \end{gathered}$ |  | $\begin{gathered} \hline \text { B/BL } \\ -25 \end{gathered}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |
| $\mathrm{t}_{\text {PD }}$ | Input or Feedback to Non-Registered Output |  | 7.5 |  | 10 |  | 15 |  | 25 | ns |
| $\mathrm{t}_{\text {EA }}$ | Input to Output Enable |  | 7.5 |  | 10 |  | 15 |  | 25 | ns |
| $\mathrm{t}_{\text {ER }}$ | Input to Output Disable |  | 7.5 |  | 10 |  | 15 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{cos}}$ | Clock to Output | 0 | 6.5 | 0 | 7 | 0 | 10 | 0 | 12 | ns |
| $\mathrm{t}_{\text {CFS }}$ | Clock to Feedback | 0 | 3.5 | 0 | 5 | 0 | 5.5 | 0 | 7 | ns |
| $\mathrm{t}_{\text {SS }}$ | Input Setup Time | 4 |  | 6.5 |  | 8/12.5 |  | 9/15 |  | ns |
| $\mathrm{t}_{\text {SFS }}$ | Feedback Setup Time | 4 |  | 5 |  | 7 |  | 9 |  | ns |
| $\mathrm{t}_{\mathrm{HS}}$ | Hold Time | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{PS}}$ | Clock Period | 7 |  | 10 |  | 12 |  | 16 |  | ns |
| $t_{\text {ws }}$ | Clock Width | 3.5 |  | 5 |  | 6 |  | 8 |  | ns |
| $\mathrm{f}_{\text {MAXS }}$ | External Feedback 1/( $\mathrm{tss}^{+}+\mathrm{t}_{\text {cos }}$ ) |  | 95 |  | 74 |  | 55/44 |  | 48/37 | MHz |
|  | Internal Feedback $1 /\left(\mathrm{t}_{\text {SFS }}+\mathrm{t}_{\mathrm{CFS}}\right)$ |  | 133 |  | 100 |  | 80 |  | 62 | MHz |
|  | No Feedback 1/(t $\mathrm{tPS}^{\text {) }}$ |  | 142 |  | 100 |  | 83 |  | 62 | MHz |
| $\mathrm{t}_{\mathrm{AW}}$ | Asynchronous Reset Width | 5 |  | 10 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\text {ARS }}$ | Asynchronous Reset Recovery Time | 5 |  | 10 |  | 15 |  | 25 |  | ns |
| $\mathrm{t}_{\text {AP }}$ | Asynchronous Reset to Registered Output Reset |  | 8 |  | 10 |  | 15 |  | 25 | ns |
| $\mathrm{t}_{\text {SPS }}$ | Setup Time, Synchronous Preset | 5 |  | 5/9 |  | 11 |  | 15 |  | ns |

Functional Logic Diagram ATV750B, Upper Half


## A AIIIE

Functional Logic Diagram ATV750B, Lower Half


## Preload of Registered Outputs

The $\operatorname{ATV} 750 \mathrm{~B}(\mathrm{~L})$ registers are provided with circuitry to allow loading of each register asynchronously with either a high or a low. This feature will simplify testing since any state can be forced into the registers to control test sequencing. $A V_{I H}$ level on the $I / O$ pin will force the register high; a $\mathrm{V}_{\mathrm{IL}}$ will force it low, independent of the output polarity. The PRELOAD state is entered by placing a 10.25 V to 10.75 V signal on pin 8 on DIPs, and lead 10 on SMDs. When the clock term is pulsed high, the data on the I/O pins is placed into the register chosen by the Select Pin.


| Level Forced on Registered <br> Output Pin during <br> PRELOAD Cycle | Select Pin <br> State | Register \#0 State after <br> Cycle | Register \#1 State after <br> Cycle |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Low | High | X |
| $\mathrm{V}_{\mathrm{IL}}$ | Low | Low | X |
| $\mathrm{V}_{\mathrm{IH}}$ | High | X | High |
| $\mathrm{V}_{\mathrm{IL}}$ | High | X | Low |

Power-up Reset
The registers in the $A T V 750 B(L)$ is designed to reset during power-up. At a point delayed slightly from $\mathrm{V}_{\mathrm{CC}}$ crossing $\mathrm{V}_{\mathrm{RST}}$, all registers will be reset to the low state. The output state will depend on the polarity of the output buffer.

This feature is critical for state machine initialization. However, due to the asynchronous nature of reset and the uncertainty of how $\mathrm{V}_{\mathrm{CC}}$ actually rises in the system, the following conditions are required:

1. The $\mathrm{V}_{\mathrm{CC}}$ rise must be monotonic,
2. After reset occurs, all input and feedback setup times must be met before driving the clock terms or pin high, and
3. The clock pin, or signals from which clock terms are derived, must remain stable during $t_{P R}$.


| Parameter | Description | Typ | Max | Units |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{PR}}$ | Power-up Reset Time | 600 | 1000 | ns |
| $\mathrm{~V}_{\mathrm{RST}}$ | Power-up Reset Voltage | 3.8 | 4.5 | V |

## Pin Capacitance

$\mathrm{f}=1 \mathrm{MHz}, \mathrm{T}=25^{\circ} \mathrm{C}^{(1)}$

|  | Typ | Max | Units | Conditions |
| :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | 5 | 8 | pF | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |
| $\mathrm{C}_{\text {OUT }}$ | 6 | 8 | pF | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |

The ATV750B(L) advanced flexibility packs more usable gates into 24 -pins than any other logic device. The ATV750B(L) starts with the popular 22V10 architecture, and add several enhanced features:

- Selectable D- and T-type Registers - Each ATV750B flip-flop can be individually configured as either D- or T-type. Using the T-type configuration, JK and SR flip-flops are also easily created. These options allow more efficient product term usage.
- Selectable Asynchronous Clocks - Each of the ATV750B(L) flip-flops may be clocked by its own clock product term or directly from Pin 1 (SMD Lead 2). This removes the constraint that all registers must use the same clock. Buried state machines, counters and registers can all coexist in one device while running on separate clocks. Individual flip-flop clock source selection further allows mixing higher performance pin clocking and flexible product term clocking within one design.
- A Full Bank of Ten More Registers - The ATV750B provides two flip-flops per output logic cell for a total of 20 . Each register has its own sum term, its own reset term and its own clock term.
- Independent I/O Pin and Feedback Paths - Each I/O pin on the ATV750B has a dedicated input path. Each of the 20 registers has its own feedback terms into the array as well. This feature, combined with individual product terms for each I/O's output enable, facilitates true bi-directional I/O design.

As with all other Atmel PLDs, several third-party development software products support the ATV750B(L). Several third-party programmers support the ATV750B as well. Additionally, the ATV750B may be programmed to perform the ATV750(L)'s functional subset (no T-type flipflops or pin clocking) using the ATV750(L) JEDEC file. In this case, the ATV750B becomes a direct replacement or speed upgrade for the ATV750(L). The ATV750(L) programming algorithm is different from the ATV750B algorithm. Choose the appropriate device in your programmer menu to ensure proper programming. Please refer to the Programmable Logic Development Tools section for a complete PLD software and programmer listing.

One synchronous preset line is provided for all 20 registers in the ATV750B. The appropriate input signals to cause the internal clocks to go to a high state must be received during a synchronous preset. Appropriate setup and hold times must be met, as shown in the switching waveform diagram.
An individual asynchronous reset line is provided for each of the 20 flip-flops. Both master and slave halves of the flip-flops are reset when the input signals received force the internal resets high.

A single fuse is provided to prevent unauthorized copying of the ATV750B fuse patterns. Once
the security fuse is programmed, all fuses will appear programmed during verify.
The security fuse should be programmed last, as its effect is immediate.

## Synchronous Preset and Asynchronous Reset

Security Fuse Usage

## Erasure Characteristics

The entire memory array of an ATV750B is erased after exposure to ultraviolet light at a wavelength of $2537 \AA$. Complete erasure is assured after a minimum of 20 minutes exposure using $12,000 \mu \mathrm{~W} / \mathrm{cm}^{2}$ intensity lamps spaced one inch away from the chip. Minimum erase time for lamps at other intensity ratings can be calculated from the minimum integrated erasure dose of $15 \mathrm{~W} \cdot \mathrm{sec} / \mathrm{cm}^{2}$. To prevent unintentional erasure, an opaque label is recommended to cover the clear window on any UV-erasable PLD which will be subjected to continuous fluorescent indoor lighting or sunlight.

The ATV750B utilizes an advanced 0.65 -micron CMOS EPROM technology. This technology's state-of-art features are the optimum combination for PLDs:

- CMOS technology provides high-speed, low-power, and high noise immunity.
- EPROM technology is the most cos-effective method for producing PLDs - surpassing bipolar fusible link technology in low cost, while providing the necessary reprogrammability.
- EPROM reprogrammability, which is $100 \%$ tested before shipment, provides inherently better programmability and reliability than one-time fusible PLDs.

SUPPLY CURRENT vs. INPUT FREQUENCY


NORMALIZED SUPPLY CURRENT


OUTPUT SINK CURRENT


OUTPUT SOURCE CURRENT


SUPPLY CURRENT vs. INPUT FREQUENCY


NORMALIZED ICC vs. AMBIENT TEMP.


OUTPUT SINK CURRENT


OUTPUT SOURCE CURRENT


NORMALIZED $t_{c o}$


NORMALIZED $t_{\text {co }}$


NORMALIZED $t_{\text {PD }}$


NORMALIZED $t_{\text {co }}$


NORMALIZED $t_{s}$


NORMALIZED $t_{s}$


DELTA $t_{P D}$ vs. OUTPUT LOADING


DELTA $\mathrm{t}_{\mathrm{co}}$ vs. OUTPUT LOADING


Ordering Information

| $\begin{gathered} t_{\text {PD }} \\ \text { (ns) } \end{gathered}$ | $\mathrm{t}_{\mathrm{cos}}$ <br> (ns) | Ext. $\mathrm{f}_{\text {MAXS }}$ (MHz) | Ordering Code | Package | Operation Range |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 7.5 | 6.5 | 95 | ATV750B-7JC ${ }^{(1)}$ <br> ATV750B-7PC ${ }^{(1)}$ | $\begin{aligned} & 28 \mathrm{~J} \\ & 24 \mathrm{P} 3 \end{aligned}$ | Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $70^{\circ} \mathrm{C}$ ) |
| 10 | 7 | 74 | ATV750B-10JC ${ }^{(1)}$ <br> ATV750B-10PC ${ }^{(1)}$ <br> ATV750B-10SC ${ }^{(1)}$ | $\begin{aligned} & 28 \mathrm{~J} \\ & 24 \mathrm{P} 3 \\ & 24 \mathrm{~S} \end{aligned}$ | Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $70^{\circ} \mathrm{C}$ ) |
|  |  |  | ATV750B-10JI ${ }^{(1)}$ <br> ATV750B-10PI ${ }^{(1)}$ <br> ATV750B-10SI ${ }^{(1)}$ | $\begin{aligned} & 28 \mathrm{~J} \\ & 24 \mathrm{P} 3 \\ & 24 \mathrm{~S} \end{aligned}$ | $\begin{gathered} \text { Industrial } \\ \left(-40^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C}\right) \end{gathered}$ |
|  |  |  | ATV750B-10DM/883 ${ }^{(2)}$ ATV750B-10LM/883 ${ }^{(2)}$ | 24DW3 28LW | Military $/ 883 \mathrm{C}$ $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.125^{\circ} \mathrm{C}\right)$ Class B, Fully Compliant |
| 15 | 10 | 58 | ATV750B-15JC ${ }^{(1)}$ <br> ATV750B-15PC ${ }^{(1)}$ <br> ATV750B-15SC ${ }^{(1)}$ | $\begin{aligned} & 28 \mathrm{~J} \\ & 24 \mathrm{P} 3 \\ & 24 \mathrm{~S} \end{aligned}$ | Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $70^{\circ} \mathrm{C}$ ) |
|  |  |  | ATV750B-15JI ${ }^{(1)}$ <br> ATV750B-15PI ${ }^{(1)}$ <br> ATV750B-15SI ${ }^{(1)}$ | $\begin{aligned} & 28 \mathrm{~J} \\ & 24 \mathrm{P} 3 \\ & 24 \mathrm{~S} \end{aligned}$ | $\begin{gathered} \text { Industrial } \\ \left(-40^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C}\right) \end{gathered}$ |
|  |  |  | ATV750B-15DM/883 ${ }^{(2)}$ ATV750B-15LM/883 ${ }^{(2)}$ | 24DW3 <br> 28LW | Military $/ 883 \mathrm{C}$ $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.125^{\circ} \mathrm{C}\right)$ Class B, Fully Compliant |
| 25 | 15 | 41 | ATV750B-25JC ${ }^{(1)}$ <br> ATV750B-25PC ${ }^{(1)}$ <br> ATV750B-25SC ${ }^{(1)}$ | $\begin{aligned} & 28 \mathrm{~J} \\ & 24 \mathrm{P} 3 \\ & 24 \mathrm{~S} \end{aligned}$ | Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $70^{\circ} \mathrm{C}$ ) |
|  |  |  | ATV750B-25JI ${ }^{(1)}$ <br> ATV750B-25PI ${ }^{(1)}$ <br> ATV750B-25SI ${ }^{(1)}$ | $\begin{aligned} & 28 \mathrm{~J} \\ & 24 \mathrm{P} 3 \\ & 24 \mathrm{~S} \end{aligned}$ | $\begin{gathered} \text { Industrial } \\ \left(-40^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C}\right) \end{gathered}$ |
| 10 | 7 | 74 | $\begin{aligned} & 5962-8872608 L A^{(2)} \\ & 5962-88726083 X^{(2)} \end{aligned}$ | 24DW3 28LW | $\begin{gathered} \text { Military } / 883 \mathrm{C} \\ \left(-55^{\circ} \mathrm{C} \text { to } 125^{\circ} \mathrm{C}\right) \end{gathered}$ <br> Class B, Fully Compliant |
| 15 | 9 | 58 | $\begin{aligned} & 5962-8872609 L A^{(2)} \\ & 5962-88726093 X^{(2)} \end{aligned}$ | 24DW3 28LW | $\begin{gathered} \text { Military } / 883 \mathrm{C} \\ \left(-55^{\circ} \mathrm{C} \text { to } 125^{\circ} \mathrm{C}\right) \end{gathered}$ <br> Class B, Fully Compliant |

Notes: 1. Obsolete, please use ATF750C versions.
2. Continue to be available, but please do not use for new designs. For new designs recommend multiple ATF22V10s.


Ordering Information (Continued)

| $\begin{gathered} \mathrm{t}_{\mathrm{PD}} \\ (\mathrm{~ns}) \end{gathered}$ | $\mathrm{t}_{\mathrm{cos}}$ <br> (ns) | Ext. <br> $f_{\text {MAXS }}$ <br> (MHz) | Ordering Code | Package | Operation Range |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 9 | 92 | ATV750BL-15JC ${ }^{(1)}$ <br> ATV750BL-15PC ${ }^{(1)}$ <br> ATV750BL-15SC ${ }^{(1)}$ | $\begin{aligned} & 28 \mathrm{~J} \\ & 24 \mathrm{P} 3 \\ & 24 \mathrm{~S} \end{aligned}$ | Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $70^{\circ} \mathrm{C}$ ) |
|  |  |  | ATV750BL-15J ${ }^{(1)}$ <br> ATV750BL-15P ${ }^{(1)}$ <br> ATV750BL-15SI ${ }^{(1)}$ | $\begin{aligned} & 28 \mathrm{~J} \\ & 24 \mathrm{P} 3 \\ & 24 \mathrm{~S} \end{aligned}$ | $\begin{gathered} \text { Industrial } \\ \left(-40^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C}\right) \end{gathered}$ |
|  |  |  | ATV750BL-15DM/883 ${ }^{(2)}$ ATV750BL-15LM/883 ${ }^{(2)}$ | $\begin{aligned} & \text { 24DW3 } \\ & \text { 28LW } \end{aligned}$ | $\begin{gathered} \text { Military } / 883 \mathrm{C} \\ \left(-55^{\circ} \mathrm{C} \text { to } 125^{\circ} \mathrm{C}\right) \end{gathered}$ <br> Class B, Fully Compliant |
| 25 | 15 | 37 | ATV750BL-25JC ${ }^{(1)}$ <br> ATV750BL-25PC ${ }^{(1)}$ <br> ATV750BL-25SC ${ }^{(1)}$ | $\begin{aligned} & 28 \mathrm{~J} \\ & 24 \mathrm{P3} \\ & 24 \mathrm{~S} \end{aligned}$ | Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.70^{\circ} \mathrm{C}\right)$ |
|  |  |  | ATV750BL-25JI19 <br> ATV750BL-25P ${ }^{(1)}$ <br> ATV750BL-25SI ${ }^{(1)}$ | $\begin{aligned} & 28 \mathrm{~J} \\ & 24 \mathrm{P3} \\ & 24 \mathrm{~S} \end{aligned}$ | $\begin{gathered} \text { Industrial } \\ \left(-40^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C}\right) \end{gathered}$ |
| 15 | 9 | 92 | $\begin{aligned} & 5962-8872611 \mathrm{LX}^{(2)} \\ & 5962-88726113 X^{(2)} \end{aligned}$ | $\begin{aligned} & \text { 24DW3 } \\ & \text { 28LW } \end{aligned}$ | Military $/ 883 \mathrm{C}$ $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.125^{\circ} \mathrm{C}\right)$ Class B, Fully Compliant |

Notes: 1. Obsolete, please use ATF750C versions.
2. Continue to be available, but please do not use for new designs. For new designs recommend multiple ATF22V10s.

## Using "C" Product for Industrial

To use commercial product for Industrial temperature ranges, down-grade one speed grade from the "l" to the " $C$ " device ( 7 ns "C" = 10 ns "l") and de-rate power by 30\%.

| Package Type |  |
| :--- | :--- |
| 24DW3 | 24-lead, 0.300" Wide, Windowed, Ceramic Dual Inline Package (Cerdip) |
| 28J | 28-lead, Plastic J-leaded Chip Carrier OTP (PLCC) |
| 28LW | 28-pad, Windowed, Ceramic Leadless Chip Carrier (LCC) |
| 24P3 | 24-lead, 0.300" Wide, Plastic Dual Inline Package OTP (PDIP) |
| 24S | 24-lead, 0.300" Wide, Plastic Gull Wing Small Outline OTP (SOIC) |

## Packaging Information

24DW3, 24-lead, 0.300" Wide, WIndowed, Ceramic
Dual Inline Package (Cerdip)
Dimensions in Inches and (Millimeters)
MIL-STD-1835 D-9 CONFIG A


28LW, 28-pad, Windowed, Ceramic Leadless Chip Carrier (LCC)
Dimensions in Inches and (Millimeters)* MIL-STD-1835 C-4

*Controlling dimension: millimeters

28J, 28-lead, Plastic J-leaded Chip Carrier (PLCC) Dimensions in Inches and (Millimeters) JEDEC STANDARD MS-018 AB


24P3, 24-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)
Dimensions in Inches and (Millimeters) JEDEC STANDARD MS-001 AF


Packaging Information

| 4S, 24-lead, 0.300" Wide, Plastic Gull Wing Small utline (SOIC) mensions in Inches and (Millimeters) |  |
| :---: | :---: |
|  |  | Outline (SOIC)

Dimensions in Inches and (Millimeters)


Atmel Headquarters
Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131
TEL (408) 441-0311
FAX (408) 487-2600

## Europe

Atmel SarL
Route des Arsenaux 41
Casa Postale 80
CH-1705 Fribourg
Switzerland
TEL (41) 26-426-5555
FAX (41) 26-426-5500
Asia
Atmel Asia, Ltd.
Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimhatsui
East Kowloon
Hong Kong
TEL (852) 2721-9778
FAX (852) 2722-1369
Japan
Atmel Japan K.K.
9F, Tonetsu Shinkawa BIdg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
TEL (81) 3-3523-3551
FAX (81) 3-3523-7581

## Atmel Product Operations

Atmel Colorado Springs<br>1150 E. Cheyenne Mitn. Blvd.<br>Colorado Springs, CO 80906<br>TEL (719) 576-3300<br>FAX (719) 540-1759

Atmel Grenoble
Avenue de Rochepleine
BP 123
38521 Saint-Egreve Cedex, France
TEL (33) 4-7658-3000
FAX (33) 4-7658-3480
Atmel Heilbronn
Theresienstrasse 2
POB 3535
D-74025 Heilbronn, Germany
TEL (49) 7131672594
FAX (49) 7131672423
Atmel Nantes
La Chantrerie
BP 70602
44306 Nantes Cedex 3, France
TEL (33) 0240181818
FAX (33) 0240181960
Atmel Rousset
Zone Industrielle
13106 Rousset Cedex, France
TEL (33) 4-4253-6000
FAX (33) 4-4253-6001
Atmel Smart Card ICs
Scottish Enterprise Technology Park
East Kilbride, Scotland G75 0QR
TEL (44) 1355-357-000
FAX (44) 1355-242-743

## e-mail <br> literature@atmel.com

Web Site
http://www.atmel.com
BBS
1-(408) 436-4309

## © Atmel Corporation 2001.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

ATMEL ${ }^{\circledR}$ is the registered trademark of Atmel.
Other terms and product names may be the trademarks of others.

