M5M29KB/T331AVP

33,554,432-BIT (4,194,304-WORD BY 8-BIT /2,097,152-WORD BY 16-BIT) CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY

DESCRIPTION

The M5M29KB/T331AVP are 3.3V-only high speed 33,554,432-bit CMOS boot block FLASH Memories with alternating BGO(Back Ground Operation) feature. The BGO feature of the device allows Program or Erase operations to be performed in one bank while the device simultaneously allows Read operations to be performed on the other bank.

This BGO feature is suitable for mobile and personal computing, and communication products.


The M5M29KB/T331AVP are fabricated by CMOS technology for the peripheral circuit and DINOR IV(Divided bit-line NOR IV) architecture for the memory cell, and are available in 48pin TSOP(I) for lead free use.

M5M29KB/T331AVP provides for Software Lock Release function. Usually, all memory blocks are locked and can not be programmed or erased, when WP# is low. Using Software Lock Release function, program or erase operation can be executed.


FEATURES


	Access time	Random Page	70ns (Max.) 25ns(Max.)
	Supply voltage	i ugo	VCC= 3.0 ~ 3.6V
)	Ambient tempera	ture	Ta=-40 ~ 85 °C
	Package	48pin TSOP(Typ	e-I), Lead pitch 0.5mm
		Outer-lead finishi	ng : Sn-Cu
	APPLICATIO	N	

Digital Cellar Phone, Telecommunication, PDA, Car Navigation System, Video Game Machine



33,554,432-BIT (4,194,304-WORD BY 8-BIT /2,097,152-WORD BY 16-BIT) CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY





Capacitance

Symbol CIN		Parameter	Conditions		Limits		Unit
Cymbol		rarameter	Conditions	Min.	Тур.	Max.	Onit
CIN	Input capacitance	A20-A0, OE#, WE#, CE#, WP#, RP#,BYTE#	Ta=25°C, f=1MHz,			12	pF
COUT	Output Capacitance	DQ15-DQ0,RY/BY#	Vin=Vout=0V			12	pF



33,554,432-BIT (4,194,304-WORD BY 8-BIT /2,097,152-WORD BY 16-BIT) CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY

Flash Memory Part

Description

The 32M-bit DINOR IV(Divided bit line NOR IV) Flash Memory is 3.3V-only high speed 33,554,432-bit CMOS boot block Flash Memory. Alternating BGO(Back Ground Operation) feature of the device allows Program or Erase operations to be performed in one bank while the device simultaneously allows Read operations to be performed on the other bank. This BGO feature is suitable for communication products and cellular phone.The Flash Memory is fabricated by CMOS technology for the peripheral circuits and DINOR IV architecture for the memory cells.

Features


-Organization	2,097,152-word x 16-bit
	4,194,304-byte x 8-bit
- Supply Voltage	VCC = 3.0 ~ 3.6V
- Access time	
Random Access	70ns(Max.)
Random Page Read	25ns(Max.)
- Read	108mW (Max. at 5MHz)
- Page Read	36mW (Max.)
(After Automatic Power Down)	0.33µW(typ.)
- Program/Erase	126mW(Max.)
Standby	0. 33µW(typ.)
Deep Power Down mode	0. 33µW(typ.)
- Auto Program for Bank(I) - Bank(IV)
Program Time	
Word Program	30µs/word(typ.)
Byte Program	30µs/byte(typ.)
Page Program	4ms(typ.)
Program Unit	
Word/Byte Program	1word/ 1Byte
Page Program	128 words/ 256 bytes

- Auto Erase

Erase time	Main Block	150ms/block (typ.)					
Erase unit							
Bank(I)							
	Boot Block	4K-word x2/8K-byte x2					
	Parameter Block	4K-word x6 / 8K-byte x6					
	Main Block	32K-word x7 / 64K-byte x7					
Bank(II)	Main Block	32K-word x8 / 64K-byte x8					
Bank(III)	Main Block	32K-word x24 / 64K-byte x24					
Bank(IV)	Main Block	32K-word x24 / 64K-byte x24					
- Program/Erase cycles 100Kcycles							
- Boot Block							
Bottom Boot	M***B33*****						
Top Boot	M***T33*****						
- The Other Fund	tions						
Software Com	mand Control						
Software Lock	Release(while WF	P# is low)					
Erase Suspen	d/Resume						
Program Susp	end/Resume						
Status Registe	Status Register Read						
Alternating Ba	ck Ground Program	n/Erase Operation					
Between Ban	k(I), Bank(II), Banł	(III) and Bank(IV)					
Random Page	Read						
Ū							



33,554,432-BIT (4,194,304-WORD BY 8-BIT /2,097,152-WORD BY 16-BIT) CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY



33,554,432-BIT (4,194,304-WORD BY 8-BIT /2,097,152-WORD BY 16-BIT) CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY

Function of Flash Memory

The 32M-bit DINOR IV Flash Memory includes on-chip program/erase control circuitry. The Write State Machine (WSM) controls block erase and word/page program operations. Operational modes are selected by the commands written to the Command User Interface (CUI). The Status Register indicates the status of the WSM and when the WSM successfully completes the desired program or block erase operation.

A Deep Power Down mode is enabled when the RP# pin is at GND, minimizing power consumption.

Read

The 32M-bit DINOR IV Flash Memory has four read modes, which accesses to the memory array, the Page Read, the Device Identifier and the Status Register. The appropriate read commands are required to be written to the CUI. Upon initial device power up or after exit from deep power down, the 32M-bit DINOR IV Flash Memory automatically resets to read array mode. In the read array mode and in the conditions are low level input to OE#, high level input to WE# and RP#, low level input to CE# and address signals to the address inputs (A20 - A0: Word mode / A20-A-1: Byte mode) the data of the addressed location to the data input/output (DQ15-DQ0: Word mode / DQ7- DQ0: Byte mode) is output.

Write

Writes to the CUI enables reading of memory array data, device identifiers and reading and clearing of the Status Register. They also enable block erase and program. The CUI is written by bringing WE# to low level and OE# is at high level, while CE# is at low level. Address and data are latched on the earlier rising edge of WE# and CE#. Standard micro processor write timings are used.

Alternating Background Operation (BGO)

The 32M-bit DINOR IV Flash Memory allows to read array from one bank while the other bank operates in software command write cycling or the erasing / programming operation in the background. Array Read operation with the other bank in BGO is performed by changing the bank address without any additional command. When the bank address points the bank in software command write cycling or the erasing / programming operation, the data is read out from the status register. The access time with BGO is the same as the normal read operation. BGO must be between Bank(I), Bank(II), Bank(III) and Bank(IV).

Output Disable

When OE# is at VIH, output from the devices is disabled. Data input/output are in a high-impedance (High-Z) state.

Standby

When CE# is at VIH, the device is in the standby mode and its power consumption is reduced. Data input/output are in a high-impedance (High-Z) state. If the memory is deselected during block erase or program, the internal control circuits remain active and the device consumes normal active power until the operation completes.

Deep Power Down

When RP# is at VIL, the device is in the deep power down mode and its power consumption is substantially low. During read modes, the memory is deselected and the data input/output are in a high-impedance (High-Z) state. After return from power down, the CUI is reset to Read Array, and the Status Register is cleared to value 80H.

During block erase or program modes, RP# low will abort either operation. Memory array data of the block being altered become invalid.

Automatic Power Down (Auto-PD)

The Automatic Power Down minimizes the power consumption during read mode. The device automatically turns to this mode when any addresses or CE# isn't changed more than 200ns after the last alternation. The power consumption becomes the same as the stand-by mode. During this mode, the output data is latched and can be read out. New data is read out correctly when addresses are changed.

BBR(Back Bank array Read)

In the 32M-bit DINOR IV Flash Memory , when one memory address is read according to a Read Mode in the case of the same as an access when a Read Mode command is input, an another Bank memory data can be read out (Random or Page Mode) by changing an another Bank address.



33,554,432-BIT (4,194,304-WORD BY 8-BIT /2,097,152-WORD BY 16-BIT) CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY

Software Command Definitions

The device operations are selected by writing specific software command into the Command User Interface.

Read Array Command (FFH)

The device is in Read Array mode on initial device power up and after exit from deep power down, or by writing FFH to the Command User Interface. After starting the internal operation the device is set to the read status register mode automatically.

Read Device Identifier Command (90H)

We can normally read device identifier codes when Read Device Identifier Code Command (90H) is written to the command latch. Following the command write, the manufacturer code and the device code can be read from A0 address 0H and 1H in a bank address, respectively.

Read Status Register Command (70H)

The Status Register is read after writing the Read Status Register command of 70H to the Command User Interface. Also, after starting the internal operation the device is set to the Read Status Register mode automatically.

The contents of Status Register are latched on the later falling edge of OE# or CE#. When status read is required, OE# or CE# must be toggled every status read.

Page Read Command (F3H)

The Page Read command (F3H) timing can be used by writing the first command and CE# falls VIL or changing the address(A20-A2) is necessary to start activating page read mode. This command is fast random 4 words read. During the read cycle operation it is necessary to fix CE# low and change addresses which are defined by A0 and A1(or A-1 to A1) at random continuously.

The mode is kept until RP# is set to VIL or this chip is powered down.

The first read of Page Read timing is the same as normal read (ta(CE)). CE# should be fallen VIL. The read timing after the first is fast read (ta(PAD)).

In the page read mode the upper address(A20-A2) is supposed not to be clocked during read operation. Otherwise the access time is as same as normal read.

Clear Status Register Command (50H)

The Erase Status, Program Status and Block Status bits are set to "1"s by the Write State Machine and can only be reset by the Clear Status Register command of 50H. These bits indicate various failure conditions.

Block Erase / Confirm Command (20H/D0H)

Automated block erase is initiated by writing the Block Erase command of 20H followed by the Confirm command of D0H. An address within the block to be erased is required. The WSM executes iterative erase pulse application and erase verify operation.

Program Commands

A) Word / Byte Program (40H)

Word / Byte program is executed by a two-command sequence. The Word/Byte program Setup command of 40H is written to the Command Interface, followed by a second write specifying the address and data to be written. The WSM controls the program pulse application and verify operation.

B) Page Program for Data Blocks (41H)

Page Program allows fast programming of 128 words/ 256 bytes of data. Writing of 41H initiates the page program operation for the Data area. From 2nd cycle to 129th cycle(Word mode)/ 257th cycle(Byte mode), write data must be serially inputted. Address A6-A0(Word mode)/ A6-A-1(Byte mode) have to be incremented from 00H to 7FH. After completion of data loading, the WSM controls the program pulse application and verify operation.

C) Single Data Load to Page Buffer (74H)

/ Page Buffer to Flash (0EH/D0H)

Single data load to the page buffer is performed by writing 74H followed by a second write specifying the column address and data. Distinct data up to 128word can be loaded to the page buffer by this two-command sequence. On the other hand, all of the loaded data to the page buffer is programmed simultaneously by writing Page Buffer to Flash command of 0EH followed by the confirm command of D0H. After completion of programming the data on the page buffer is cleared automatically.



33,554,432-BIT (4,194,304-WORD BY 8-BIT /2,097,152-WORD BY 16-BIT) CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY

Flash to Page Buffer Command (F1H/D0H)

Array data load to the page buffer is performed by writing the Flash to Page Buffer command of F1H followed by the Confirm command of D0H. An address within the page to be loaded is required. Then the array data can be copied into the other pages within the same bank by using the Page Buffer to Flash command.

Clear Page Buffer Command (55H/D0H)

Loaded data to the page buffer is cleared by writing the Clear Page Buffer command of 55H followed by the Confirm command of D0H. This command is valid for clearing data loaded by Single Data Load to Page Buffer command.

Data Protection

The 32M-bit DINOR IV Flash Memory has a master Write Protect pin (WP#). When WP# is at VIH, all blocks can be programmed or erased. When WP# is low, all blocks are in locked mode which prevents any modifications to memory blocks. Software Lock Release function is only command which allows to program or erase.

Suspend/Resume Command (B0H/D0H)

Writing the Suspend command of B0H during block erase operation interrupts the block erase operation and allows read out from another block of memory. Writing the Suspend command of BOH during program operation interrupts the program operation and allows read out from another block of memory. The Bank address is required when writing the Suspend/Resume Command. The device continues to output Status Register data when read, after the Suspend command is written to it. Polling the WSM Status and Suspend Status bits will determine when the erase operation or program operation has been suspended. At this point, writing of the Read Array command to the CUI enables reading data from blocks other than that which is suspended. When the Resume command of D0H is written to the CUI, the WSM will continue with the erase or program processes.

Erase All Unlocked Blocks Command (A7H/D0H)

The command sequence enable us to erase all blocks. The command can be used by writing Setup command A7H(1st cycle) and confirm command D0H(2nd cycle). The sequence is not valid in case of WP#=VIL.

Power Supply Voltage

When the power supply voltage is less than VLKO, Low VCC Lock-Out voltage, the device is set to the Read-only mode.

A delay time of 2µs is required before any device operation is initiated. The delay time is measured from the time Flash VCC reaches Flash VCCmin (3.0V).

During power up, RP# = GND is recommended. Falling in Busy status is not recommended for possibility of damaging the device.

Memory Organization

The 32M-bit DINOR IV Flash Memory is constructed by 2 boot blocks of 4K words/ 8K bytes, 6 parameter blocks of 4K words/ 8K bytes and 7 main blocks of 32K words/ 64K bytes in Bank(I), by 8 main blocks of 32K words/ 64K bytes in Bank(II) and by 24 main blocks of 32K words/ 64K bytes in Bank(III) and Bank(IV).



33,554,432-BIT (4,194,304-WORD BY 8-BIT /2,097,152-WORD BY 16-BIT) CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY

Block Organization

32M-bit DINOR(IV) Flash Memory Map (Bottom Boot)

x16 (Word Mode) 1F8000H-1FFFFFH 1F0000H-1F7FFFH 1E8000H-1EFFFFH 1E0000H-1E7FFFH 1D8000H-1DFFFFH 1D0000H-1D7FFFH 1C8000H-1CFFFFH 1C0000H-1C7FFFH 1B8000H-1BFFFFH 1B0000H-1B7FFFH 1A8000H-1AFFFFH 1A0000H-1A7FFFH 198000H-19FFFFH 190000H-197FFFH 188000H-18FFFFH 180000H-

187FFFH 178000H-17FFFFH 170000H-177FFFH 168000H-16FFFFH 160000H-167FFFH 158000H-15FFFFH 150000H-157FFFH 148000H-14FFFFH 140000H-147FFFH 138000H-13FFFFH 130000H-137FFFH 128000H-12FFFFH 120000H-127FFFH 118000H-11FFFFH 110000H-

x8 (Byte	x16 (Word Mode)				x8 (Byte
Mode) 1B0000H-	D8000H-		1	1	Mode) 3F0000H-
1BFFFFH	DFFFFH	32Kw ord MAIN BLOCK 34			3FFFFFH
1A0000H- 1AFFFFH	D0000H- D7FFFH	32Kw ord MAIN BLOCK 33			3E0000H- 3EFFFFH
190000H- 19FFFFH	C8000H- CFFFFH	32Kw ord MAIN BLOCK 32			3D0000H- 3DFFFFH
180000H-	C0000H-	20Ku and MAIN DLOCK 24			3C0000H-
18FFFFH 170000H-	C7FFFH B8000H-	32Kw ord MAIN BLOCK 31			3CFFFFH 3B0000H-
17FFFFH	BFFFFH	32Kw ord MAIN BLOCK 30			3BFFFFH
160000H- 16FFFFH	B0000H- B7FFFH	32Kw ord MAIN BLOCK 29		ΒA	3A0000H- 3AFFFFH
150000H- 15FFFFH	A8000H- AFFFFH	32Kw ord MAIN BLOCK 28	1	BANK(III	390000H- 39FFFFH
140000H-	A0000H-		1	(=	380000H-
14FFFFH	A7FFFH	32Kw ord MAIN BLOCK 27)	38FFFFH
130000H- 13FFFFH	98000H- 9FFFFH	32Kw ord MAIN BLOCK 26			370000H- 37FFFFH
120000H- 12FFFFH	90000H- 97FFFH	32Kw ord MAIN BLOCK 25			360000H- 36FFFFH
110000H- 11FFFFH	88000H- 8FFFFH	32Kw ord MAIN BLOCK 24			350000H- 35FFFFH
100000H-	80000H-		1		340000H-
10FFFFH	87FFFH	32Kw ord MAIN BLOCK 23			34FFFFH
F0000H- FFFFFH	78000H- 7FFFFH	32Kw ord MAIN BLOCK 22			330000H- 33FFFFH
E0000H-	70000H-	32Kw ord MAIN BLOCK 21			320000H-
EFFFFH D0000H-	77FFFH 68000H-				32FFFFH 310000H-
DFFFFH	6FFFFH	32Kw ord MAIN BLOCK 20			31FFFFH
C0000H- CFFFFH	60000H- 67FFFH	32Kw ord MAIN BLOCK 19		ΒA	300000H- 30FFFFH
B0000H- BFFFFH	58000H- 5FFFFH	32Kw ord MAIN BLOCK 18		BANK(II	2F0000H- 2FFFFFH
A0000H-	50000H-	32Kw ord MAIN BLOCK 17		(II)	2E0000H- 2EFFFFH
AFFFFH 90000H-	57FFFH 48000H-				2D0000H-
9FFFFH 80000H-	4FFFFH 40000H-	32Kw ord MAIN BLOCK 16			2DFFFFH 2C0000H-
8FFFFH	47FFFH	32Kw ord MAIN BLOCK 15			2CFFFFH
70000H- 7FFFFH	38000H- 3FFFFH	32Kw ord MAIN BLOCK 14			2B0000H- 2BFFFFH
60000H- 6FFFFH	30000H- 37FFFH	32Kw ord MAIN BLOCK 13			2A0000H- 2AFFFFH
50000H- 5FFFFH	28000H- 2FFFFH	32Kw ord MAIN BLOCK 12	1		290000H- 29FFFFH
40000H-	20000H-				280000H-
4FFFFH 30000H-	27FFFH 18000H-	32Kw ord MAIN BLOCK 11			28FFFFH 270000H-
3FFFFH 20000H-	1FFFFH 10000H-	32Kw ord MAIN BLOCK 10		_	27FFFFH 260000H-
2FFFFH	17FFFH	32Kw ord MAIN BLOCK 9		A	26FFFFH
10000H- 1FFFFH	08000H- 0FFFFH	32Kw ord MAIN BLOCK 8		¥	250000H- 25FFFFH
0E000H- 0FFFFH	07000H- 07FFFH			Э	240000H-
0C000H-	07FFFH 06000H-	4Kword PARAMETER BLOCK 7			24FFFFH 230000H-
0DFFFH	06FFFH	4Kword PARAMETER BLOCK 6			23FFFFH
0A000H- 0BFFFH	05000H- 05FFFH	4Kword PARAMETER BLOCK 5			220000H- 22FFFFH
08000H-	04000H-				210000H-
09FFFH	04FFFH	4Kword PARAMETER BLOCK 4			21FFFFH
06000H- 07FFFH	03000H- 03FFFH	4Kword PARAMETER BLOCK 3			200000H- 20FFFFH
04000H-	02000H-		1		1F0000H-
05FFFH	02FFFH	4Kword PARAMETER BLOCK 2			1FFFFFH
02000H-	01000H-	4Kw ard BOOT PLOCK 4			1E0000H-
03FFFH 00000H-	01FFFH 00000H-	4Kw ord BOOT BLOCK 1			1EFFFFH 1D0000H-
00000H- 01FFFH	00000H- 00FFFH	4Kw ord BOOT BLOCK 0			1D0000H- 1DFFFFH
A20-A-1	A20-A0		-	-	1C0000H-
(Byte Mode)	(Word Mode)				1CFFFFH
					A20-A-1 (Byte Mode)

32Kw ord MAIN BLOCK 70 32Kw ord MAIN BLOCK 69 32Kw ord MAIN BLOCK 68 32Kw ord MAIN BLOCK 66 32Kw ord MAIN BLOCK 66 32Kw ord MAIN BLOCK 66 32Kw ord MAIN BLOCK 64 32Kw ord MAIN BLOCK 65 32Kw ord MAIN BLOCK 64 32Kw ord MAIN BLOCK 61 32Kw ord MAIN BLOCK 61 32Kw ord MAIN BLOCK 60 32Kw ord MAIN BLOCK 59 32Kw ord MAIN BLOCK 57 32Kw ord MAIN BLOCK 55 32Kw ord MAIN BLOCK 51 32Kw ord MAIN BLOCK 51 32Kw ord MAIN BLOCK 44 32Kw ord MAIN BLOCK 43 32Kw ord MAIN BLOCK 43 32Kw ord MAIN BLOCK 43 32Kw ord MAIN BLOCK 44 32Kw ord MAIN BLOCK			
32Kw ord MAIN BLOCK 68 32Kw ord MAIN BLOCK 67 32Kw ord MAIN BLOCK 66 32Kw ord MAIN BLOCK 65 32Kw ord MAIN BLOCK 63 32Kw ord MAIN BLOCK 63 32Kw ord MAIN BLOCK 61 32Kw ord MAIN BLOCK 60 32Kw ord MAIN BLOCK 59 32Kw ord MAIN BLOCK 58 32Kw ord MAIN BLOCK 56 32Kw ord MAIN BLOCK 55 32Kw ord MAIN BLOCK 55 32Kw ord MAIN BLOCK 54 32Kw ord MAIN BLOCK 55 32Kw ord MAIN BLOCK 51 32Kw ord MAIN BLOCK 48 32Kw ord MAIN BLOCK 41 32Kw ord MAIN BLOCK 43 32Kw ord MAIN BLOCK 43 32Kw ord MAIN BLOCK 43 32Kw ord MAIN BLOCK 43 32Kw ord MAIN BLOCK 41 32Kw ord MAIN BLOCK 43 32Kw ord MAIN BLOCK 41 32Kw ord MAIN BLOCK 41 32Kw ord MAIN BLOCK 41 32Kw ord MAIN BLOCK 43 32Kw ord MAIN BLOCK 41 32Kw ord MAIN BLOCK 43 32Kw ord MAIN BLOCK 41	32Kw ord MAIN BLOCK 70		
32Kw ord MAIN BLOCK 67 32Kw ord MAIN BLOCK 66 32Kw ord MAIN BLOCK 65 32Kw ord MAIN BLOCK 64 32Kw ord MAIN BLOCK 63 32Kw ord MAIN BLOCK 61 32Kw ord MAIN BLOCK 62 32Kw ord MAIN BLOCK 61 32Kw ord MAIN BLOCK 60 32Kw ord MAIN BLOCK 60 32Kw ord MAIN BLOCK 59 32Kw ord MAIN BLOCK 56 32Kw ord MAIN BLOCK 55 32Kw ord MAIN BLOCK 56 32Kw ord MAIN BLOCK 55 32Kw ord MAIN BLOCK 55 32Kw ord MAIN BLOCK 55 32Kw ord MAIN BLOCK 51 32Kw ord MAIN BLOCK 52 32Kw ord MAIN BLOCK 51 32Kw ord MAIN BLOCK 50 32Kw ord MAIN BLOCK 49 32Kw ord MAIN BLOCK 48 32Kw ord MAIN BLOCK 44 32Kw ord MAIN BLOCK 43 32Kw ord MAIN BLOCK 44 32Kw ord MAIN BLOCK 43 32Kw ord MAIN BLOCK	32Kw ord MAIN BLOCK 69		
32Kw ord MAIN BLOCK 66 32Kw ord MAIN BLOCK 65 32Kw ord MAIN BLOCK 64 32Kw ord MAIN BLOCK 63 32Kw ord MAIN BLOCK 62 32Kw ord MAIN BLOCK 60 32Kw ord MAIN BLOCK 59 32Kw ord MAIN BLOCK 58 32Kw ord MAIN BLOCK 55 32Kw ord MAIN BLOCK 55 32Kw ord MAIN BLOCK 55 32Kw ord MAIN BLOCK 54 32Kw ord MAIN BLOCK 55 32Kw ord MAIN BLOCK 51 32Kw ord MAIN BLOCK 51 32Kw ord MAIN BLOCK 50 32Kw ord MAIN BLOCK 50 32Kw ord MAIN BLOCK 51 32Kw ord MAIN BLOCK 48 32Kw ord MAIN BLOCK 41 32Kw ord MAIN BLOCK 43 32Kw ord MAIN BLOCK 43 32Kw ord MAIN BLOCK 41 32Kw ord MAIN BLOCK 41	32Kw ord MAIN BLOCK 68		
32Kw ord MAIN BLOCK 65 32Kw ord MAIN BLOCK 64 32Kw ord MAIN BLOCK 63 32Kw ord MAIN BLOCK 62 32Kw ord MAIN BLOCK 60 32Kw ord MAIN BLOCK 59 32Kw ord MAIN BLOCK 58 32Kw ord MAIN BLOCK 56 32Kw ord MAIN BLOCK 55 32Kw ord MAIN BLOCK 55 32Kw ord MAIN BLOCK 53 32Kw ord MAIN BLOCK 53 32Kw ord MAIN BLOCK 53 32Kw ord MAIN BLOCK 51 32Kw ord MAIN BLOCK 50 32Kw ord MAIN BLOCK 51 32Kw ord MAIN BLOCK 51 32Kw ord MAIN BLOCK 51 32Kw ord MAIN BLOCK 48 32Kw ord MAIN BLOCK 49 32Kw ord MAIN BLOCK 48 32Kw ord MAIN BLOCK 43 32Kw ord MAIN BLOCK 44 32Kw ord MAIN BLOCK 43 32Kw ord MAIN BLOCK 44 32Kw ord MAIN BLOCK 43 32Kw ord MAIN BLOCK 44 32Kw ord MAIN BLOCK 44 32Kw ord MAIN BLOCK 44 32Kw ord MAIN BLOCK 45 32Kw ord MAIN BLOCK 44 32Kw ord MAIN BLOCK 45 32Kw ord MAIN BLOCK 44 32Kw ord MAIN BLOCK 44 32Kw ord MAIN BLOCK 44 32Kw ord MAIN BLOCK 44 32Kw ord MAIN BLOCK 36	32Kw ord MAIN BLOCK 67		
32Kw ord MAIN BLOCK 64 32Kw ord MAIN BLOCK 63 32Kw ord MAIN BLOCK 61 32Kw ord MAIN BLOCK 61 32Kw ord MAIN BLOCK 59 32Kw ord MAIN BLOCK 58 32Kw ord MAIN BLOCK 57 32Kw ord MAIN BLOCK 55 32Kw ord MAIN BLOCK 55 32Kw ord MAIN BLOCK 54 32Kw ord MAIN BLOCK 51 32Kw ord MAIN BLOCK 51 32Kw ord MAIN BLOCK 50 32Kw ord MAIN BLOCK 51 32Kw ord MAIN BLOCK 48 32Kw ord MAIN BLOCK 41 32Kw ord MAIN BLOCK 43 32Kw ord MAIN BLOCK 41 32Kw ord MAIN BLOCK 43 32Kw ord MAIN BLOCK 41 32Kw ord MAIN BLOCK 41	32Kw ord MAIN BLOCK 66		
32Kw ord MAIN BLOCK 63 32Kw ord MAIN BLOCK 62 32Kw ord MAIN BLOCK 61 32Kw ord MAIN BLOCK 60 32Kw ord MAIN BLOCK 60 32Kw ord MAIN BLOCK 59 32Kw ord MAIN BLOCK 58 32Kw ord MAIN BLOCK 56 32Kw ord MAIN BLOCK 56 32Kw ord MAIN BLOCK 55 32Kw ord MAIN BLOCK 55 32Kw ord MAIN BLOCK 53 32Kw ord MAIN BLOCK 53 32Kw ord MAIN BLOCK 53 32Kw ord MAIN BLOCK 51 32Kw ord MAIN BLOCK 49 32Kw ord MAIN BLOCK 41 32Kw ord MAIN BLOCK 42 32Kw ord MAIN BLOCK 44 32Kw ord MAIN BLOCK 45 32Kw ord MAIN BLOCK 44 32Kw ord MAIN BLOCK 44 32Kw ord MAIN BLOCK 44 32Kw ord MAIN BLOCK 43 32Kw ord MAIN BLOCK 37 32Kw ord MAIN BLOCK	32Kw ord MAIN BLOCK 65		
32Kw ord MAIN BLOCK 62 32Kw ord MAIN BLOCK 61 32Kw ord MAIN BLOCK 60 32Kw ord MAIN BLOCK 59 32Kw ord MAIN BLOCK 58 32Kw ord MAIN BLOCK 57 32Kw ord MAIN BLOCK 56 32Kw ord MAIN BLOCK 57 32Kw ord MAIN BLOCK 56 32Kw ord MAIN BLOCK 55 32Kw ord MAIN BLOCK 54 32Kw ord MAIN BLOCK 55 32Kw ord MAIN BLOCK 51 32Kw ord MAIN BLOCK 51 32Kw ord MAIN BLOCK 50 32Kw ord MAIN BLOCK 51 32Kw ord MAIN BLOCK 50 32Kw ord MAIN BLOCK 48 32Kw ord MAIN BLOCK 48 32Kw ord MAIN BLOCK 48 32Kw ord MAIN BLOCK 41 32Kw ord MAIN BLOCK 42 32Kw ord MAIN BLOCK 43 32Kw ord MAIN BLOCK 44 32Kw ord MAIN BLOCK 41 32Kw ord MAIN BLOCK 42 32Kw ord MAIN BLOCK 41 32Kw ord MAIN BLOCK 43 32Kw ord MAIN BLOCK 38 32Kw ord MAIN BLOCK 37 32Kw ord MAIN BLOCK 37 32Kw ord MAIN BLOCK 37 32Kw ord MAIN BLOCK 36	32Kw ord MAIN BLOCK 64		
32Kw ord MAIN BLOCK 61 32Kw ord MAIN BLOCK 60 32Kw ord MAIN BLOCK 59 32Kw ord MAIN BLOCK 58 32Kw ord MAIN BLOCK 57 32Kw ord MAIN BLOCK 56 32Kw ord MAIN BLOCK 55 32Kw ord MAIN BLOCK 55 32Kw ord MAIN BLOCK 53 32Kw ord MAIN BLOCK 55 32Kw ord MAIN BLOCK 53 32Kw ord MAIN BLOCK 53 32Kw ord MAIN BLOCK 51 32Kw ord MAIN BLOCK 51 32Kw ord MAIN BLOCK 51 32Kw ord MAIN BLOCK 49 32Kw ord MAIN BLOCK 41 32Kw ord MAIN BLOCK 43 32Kw ord MAIN BLOCK 44 32Kw ord MAIN BLOCK 45 32Kw ord MAIN BLOCK 44 32Kw ord MAIN BLOCK 45 32Kw ord MAIN BLOCK 44 32Kw ord MAIN BLOCK 43 32Kw ord MAIN BLOCK 37 32Kw ord MAIN BLOCK 38 32Kw ord MAIN BLOCK 37 32Kw ord MAIN BLOCK 37 32Kw ord MAIN BLOCK	32Kw ord MAIN BLOCK 63		
32Kw ord MAIN BLOCK 60 32Kw ord MAIN BLOCK 59 32Kw ord MAIN BLOCK 58 32Kw ord MAIN BLOCK 57 32Kw ord MAIN BLOCK 55 32Kw ord MAIN BLOCK 54 32Kw ord MAIN BLOCK 54 32Kw ord MAIN BLOCK 51 32Kw ord MAIN BLOCK 50 32Kw ord MAIN BLOCK 49 32Kw ord MAIN BLOCK 48 32Kw ord MAIN BLOCK 46 32Kw ord MAIN BLOCK 41 32Kw ord MAIN BLOCK 38 32Kw ord MAIN BLOCK 37 32Kw ord MAIN BLOCK 36	32Kw ord MAIN BLOCK 62		
32Kw ord MAIN BLOCK 59 32Kw ord MAIN BLOCK 58 32Kw ord MAIN BLOCK 57 32Kw ord MAIN BLOCK 56 32Kw ord MAIN BLOCK 55 32Kw ord MAIN BLOCK 55 32Kw ord MAIN BLOCK 53 32Kw ord MAIN BLOCK 51 32Kw ord MAIN BLOCK 51 32Kw ord MAIN BLOCK 51 32Kw ord MAIN BLOCK 49 32Kw ord MAIN BLOCK 48 32Kw ord MAIN BLOCK 44 32Kw ord MAIN BLOCK 44 32Kw ord MAIN BLOCK 44 32Kw ord MAIN BLOCK 45 32Kw ord MAIN BLOCK 44 32Kw ord MAIN BLOCK 43 32Kw ord MAIN BLOCK 37 32Kw ord MAIN	32Kw ord MAIN BLOCK 61		
32Kw ord MAIN BLOCK 58 32Kw ord MAIN BLOCK 57 32Kw ord MAIN BLOCK 55 32Kw ord MAIN BLOCK 55 32Kw ord MAIN BLOCK 54 32Kw ord MAIN BLOCK 53 32Kw ord MAIN BLOCK 50 32Kw ord MAIN BLOCK 50 32Kw ord MAIN BLOCK 49 32Kw ord MAIN BLOCK 48 32Kw ord MAIN BLOCK 41 32Kw ord MAIN BLOCK 41	32Kw ord MAIN BLOCK 60		
32Kw ord MAIN BLOCK 57 32Kw ord MAIN BLOCK 56 32Kw ord MAIN BLOCK 55 32Kw ord MAIN BLOCK 54 32Kw ord MAIN BLOCK 53 32Kw ord MAIN BLOCK 51 32Kw ord MAIN BLOCK 50 32Kw ord MAIN BLOCK 49 32Kw ord MAIN BLOCK 48 32Kw ord MAIN BLOCK 48 32Kw ord MAIN BLOCK 47 32Kw ord MAIN BLOCK 43 32Kw ord MAIN BLOCK 41 32Kw ord MAIN BLOCK 43 32Kw ord MAIN BLOCK 41 32Kw ord MAIN BLOCK 43 32Kw ord MAIN BLOCK 43 32Kw ord MAIN BLOCK 41 32Kw ord MAIN BLOCK 43 32Kw ord MAIN BLOCK 38 32Kw ord MAIN BLOCK 36	32Kw ord MAIN BLOCK 59		
32Kw ord MAIN BLOCK 56 32Kw ord MAIN BLOCK 55 32Kw ord MAIN BLOCK 54 32Kw ord MAIN BLOCK 53 32Kw ord MAIN BLOCK 52 32Kw ord MAIN BLOCK 50 32Kw ord MAIN BLOCK 49 32Kw ord MAIN BLOCK 48 32Kw ord MAIN BLOCK 48 32Kw ord MAIN BLOCK 48 32Kw ord MAIN BLOCK 46 32Kw ord MAIN BLOCK 44 32Kw ord MAIN BLOCK 41 32Kw ord MAIN BLOCK 41 32Kw ord MAIN BLOCK 40 32Kw ord MAIN BLOCK 40 32Kw ord MAIN BLOCK 40 32Kw ord MAIN BLOCK 40 32Kw ord MAIN BLOCK 38 32Kw ord MAIN BLOCK 36	32Kw ord MAIN BLOCK 58		
32Kw ord MAIN BLOCK 55 32Kw ord MAIN BLOCK 54 32Kw ord MAIN BLOCK 53 32Kw ord MAIN BLOCK 52 32Kw ord MAIN BLOCK 51 32Kw ord MAIN BLOCK 50 32Kw ord MAIN BLOCK 49 32Kw ord MAIN BLOCK 48 32Kw ord MAIN BLOCK 47 32Kw ord MAIN BLOCK 46 32Kw ord MAIN BLOCK 43 32Kw ord MAIN BLOCK 43 32Kw ord MAIN BLOCK 43 32Kw ord MAIN BLOCK 41 32Kw ord MAIN BLOCK 41 32Kw ord MAIN BLOCK 43 32Kw ord MAIN BLOCK 43 32Kw ord MAIN BLOCK 43 32Kw ord MAIN BLOCK 41 32Kw ord MAIN BLOCK 41 32Kw ord MAIN BLOCK 43 32Kw ord MAIN BLOCK 43 32Kw ord MAIN BLOCK 43 32Kw ord MAIN BLOCK 41 32Kw ord MAIN BLOCK 41 32Kw ord MAIN BLOCK 41	32Kw ord MAIN BLOCK 57		
32Kw ord MAIN BLOCK 54 32Kw ord MAIN BLOCK 53 32Kw ord MAIN BLOCK 52 32Kw ord MAIN BLOCK 51 32Kw ord MAIN BLOCK 50 32Kw ord MAIN BLOCK 49 32Kw ord MAIN BLOCK 48 32Kw ord MAIN BLOCK 48 32Kw ord MAIN BLOCK 46 32Kw ord MAIN BLOCK 44 32Kw ord MAIN BLOCK 43 32Kw ord MAIN BLOCK 41 32Kw ord MAIN BLOCK 40 32Kw ord MAIN BLOCK 40 32Kw ord MAIN BLOCK 40 32Kw ord MAIN BLOCK 38 32Kw ord MAIN BLOCK 37 32Kw ord MAIN BLOCK 36	32Kw ord MAIN BLOCK 56		
32Kw ord MAIN BLOCK 53 32Kw ord MAIN BLOCK 52 32Kw ord MAIN BLOCK 51 32Kw ord MAIN BLOCK 50 32Kw ord MAIN BLOCK 49 32Kw ord MAIN BLOCK 48 32Kw ord MAIN BLOCK 47 32Kw ord MAIN BLOCK 46 32Kw ord MAIN BLOCK 44 32Kw ord MAIN BLOCK 43 32Kw ord MAIN BLOCK 40 32Kw ord MAIN BLOCK 40 32Kw ord MAIN BLOCK 38 32Kw ord MAIN BLOCK 37 32Kw ord MAIN BLOCK 36	32Kw ord MAIN BLOCK 55		BA
32Kw ord MAIN BLOCK 52 32Kw ord MAIN BLOCK 51 32Kw ord MAIN BLOCK 50 32Kw ord MAIN BLOCK 49 32Kw ord MAIN BLOCK 49 32Kw ord MAIN BLOCK 48 32Kw ord MAIN BLOCK 46 32Kw ord MAIN BLOCK 45 32Kw ord MAIN BLOCK 43 32Kw ord MAIN BLOCK 41 32Kw ord MAIN BLOCK 41	32Kw ord MAIN BLOCK 54		Ŧ
32Kw ord MAIN BLOCK 51 32Kw ord MAIN BLOCK 50 32Kw ord MAIN BLOCK 49 32Kw ord MAIN BLOCK 48 32Kw ord MAIN BLOCK 47 32Kw ord MAIN BLOCK 46 32Kw ord MAIN BLOCK 44 32Kw ord MAIN BLOCK 43 32Kw ord MAIN BLOCK 41 32Kw ord MAIN BLOCK 40 32Kw ord MAIN BLOCK 40 32Kw ord MAIN BLOCK 38 32Kw ord MAIN BLOCK 37 32Kw ord MAIN BLOCK 36	32Kw ord MAIN BLOCK 53	,	3
32Kw ord MAIN BLOCK 50 32Kw ord MAIN BLOCK 49 32Kw ord MAIN BLOCK 48 32Kw ord MAIN BLOCK 47 32Kw ord MAIN BLOCK 46 32Kw ord MAIN BLOCK 45 32Kw ord MAIN BLOCK 43 32Kw ord MAIN BLOCK 41 32Kw ord MAIN BLOCK 41 32Kw ord MAIN BLOCK 41 32Kw ord MAIN BLOCK 43 32Kw ord MAIN BLOCK 39 32Kw ord MAIN BLOCK 38 32Kw ord MAIN BLOCK 37 32Kw ord MAIN BLOCK 36	32Kw ord MAIN BLOCK 52		
32Kw ord MAIN BLOCK 49 32Kw ord MAIN BLOCK 48 32Kw ord MAIN BLOCK 47 32Kw ord MAIN BLOCK 46 32Kw ord MAIN BLOCK 45 32Kw ord MAIN BLOCK 43 32Kw ord MAIN BLOCK 43 32Kw ord MAIN BLOCK 41 32Kw ord MAIN BLOCK 40 32Kw ord MAIN BLOCK 38 32Kw ord MAIN BLOCK 37 32Kw ord MAIN BLOCK 36	32Kw ord MAIN BLOCK 51		
32Kw ord MAIN BLOCK 48 32Kw ord MAIN BLOCK 47 32Kw ord MAIN BLOCK 46 32Kw ord MAIN BLOCK 45 32Kw ord MAIN BLOCK 44 32Kw ord MAIN BLOCK 43 32Kw ord MAIN BLOCK 41 32Kw ord MAIN BLOCK 40 32Kw ord MAIN BLOCK 39 32Kw ord MAIN BLOCK 38 32Kw ord MAIN BLOCK 37 32Kw ord MAIN BLOCK 36	32Kw ord MAIN BLOCK 50		
32Kw ord MAIN BLOCK 47 32Kw ord MAIN BLOCK 46 32Kw ord MAIN BLOCK 45 32Kw ord MAIN BLOCK 44 32Kw ord MAIN BLOCK 43 32Kw ord MAIN BLOCK 41 32Kw ord MAIN BLOCK 40 32Kw ord MAIN BLOCK 38 32Kw ord MAIN BLOCK 37 32Kw ord MAIN BLOCK 36	32Kw ord MAIN BLOCK 49		
32Kw ord MAIN BLOCK 46 32Kw ord MAIN BLOCK 45 32Kw ord MAIN BLOCK 44 32Kw ord MAIN BLOCK 43 32Kw ord MAIN BLOCK 42 32Kw ord MAIN BLOCK 41 32Kw ord MAIN BLOCK 39 32Kw ord MAIN BLOCK 38 32Kw ord MAIN BLOCK 37 32Kw ord MAIN BLOCK 36	32Kw ord MAIN BLOCK 48		
32Kw ord MAIN BLOCK 45 32Kw ord MAIN BLOCK 44 32Kw ord MAIN BLOCK 43 32Kw ord MAIN BLOCK 42 32Kw ord MAIN BLOCK 41 32Kw ord MAIN BLOCK 40 32Kw ord MAIN BLOCK 38 32Kw ord MAIN BLOCK 37 32Kw ord MAIN BLOCK 36	32Kw ord MAIN BLOCK 47		
32Kw ord MAIN BLOCK 44 32Kw ord MAIN BLOCK 43 32Kw ord MAIN BLOCK 42 32Kw ord MAIN BLOCK 41 32Kw ord MAIN BLOCK 40 32Kw ord MAIN BLOCK 39 32Kw ord MAIN BLOCK 38 32Kw ord MAIN BLOCK 37 32Kw ord MAIN BLOCK 36	32Kw ord MAIN BLOCK 46		
32Kw ord MAIN BLOCK 43 32Kw ord MAIN BLOCK 42 32Kw ord MAIN BLOCK 41 32Kw ord MAIN BLOCK 40 32Kw ord MAIN BLOCK 39 32Kw ord MAIN BLOCK 38 32Kw ord MAIN BLOCK 37 32Kw ord MAIN BLOCK 36	32Kw ord MAIN BLOCK 45		
32Kw ord MAIN BLOCK 42 32Kw ord MAIN BLOCK 41 32Kw ord MAIN BLOCK 40 32Kw ord MAIN BLOCK 39 32Kw ord MAIN BLOCK 38 32Kw ord MAIN BLOCK 37 32Kw ord MAIN BLOCK 36	32Kw ord MAIN BLOCK 44		
32Kw ord MAIN BLOCK 41 32Kw ord MAIN BLOCK 40 32Kw ord MAIN BLOCK 39 32Kw ord MAIN BLOCK 38 32Kw ord MAIN BLOCK 37 32Kw ord MAIN BLOCK 36	32Kw ord MAIN BLOCK 43		
32Kw ord MAIN BLOCK 40 32Kw ord MAIN BLOCK 39 32Kw ord MAIN BLOCK 38 32Kw ord MAIN BLOCK 37 32Kw ord MAIN BLOCK 36	32Kw ord MAIN BLOCK 42		_
32Kw ord MAIN BLOCK 39 32Kw ord MAIN BLOCK 38 32Kw ord MAIN BLOCK 37 32Kw ord MAIN BLOCK 36	32Kw ord MAIN BLOCK 41		Ā
32Kw ord MAIN BLOCK 38 32Kw ord MAIN BLOCK 37 32Kw ord MAIN BLOCK 36	32Kw ord MAIN BLOCK 40		
32Kw ord MAIN BLOCK 37 32Kw ord MAIN BLOCK 36	32Kw ord MAIN BLOCK 39	,	₹
32Kw ord MAIN BLOCK 36	32Kw ord MAIN BLOCK 38		
	32Kw ord MAIN BLOCK 37		
32Kw ord MAIN BLOCK 35	32Kw ord MAIN BLOCK 36		
	32Kw ord MAIN BLOCK 35		

1CFFFH E7FFH A20-A-1 A20-A0 (Byte Mode) (Word Mode)

117FFFH 108000H-10FFFFH 10000H-107FFFH F8000H-FFFFH E8000H-EFFFFH E0000H-



4Kw ord BOOT BLOCK 70

4Kw ord BOOT BLOCK 69

4Kword PARAMETER BLOCK 68

4Kword PARAMETER BLOCK 67

4Kword PARAMETER BLOCK 66

4Kword PARAMETER BLOCK 65

4Kword PARAMETER BLOCK 64

4Kword PARAMETER BLOCK 63

32Kw ord MAIN BLOCK 62

32Kw ord MAIN BLOCK 61

32Kw ord MAIN BLOCK 60

32Kw ord MAIN BLOCK 59

32Kw ord MAIN BLOCK 58

32Kw ord MAIN BLOCK 57

32Kw ord MAIN BLOCK 42

32Kw ord MAIN BLOCK 41

32Kw ord MAIN BLOCK 40

32Kw ord MAIN BLOCK 39

32Kw ord MAIN BLOCK 38

32Kw ord MAIN BLOCK 37

32Kw ord MAIN BLOCK 36

33,554,432-BIT (4,194,304-WORD BY 8-BIT /2,097,152-WORD BY 16-BIT) CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY

32M-bit DINOR(IV) Flash Memory Map (Top Boot)

BANK(III)

x8 (Byte

3FE000H-

3FFFFFH

3FC000H-

3FDFFFH

3FA000H-

3FBFFFH

3F8000H-

3F9FFFH

3F6000H-

3F7FFFH 3F4000H-

3F5FFFH

3F2000H-

3F3FFFH

3F0000H-

3F1FFFH

3E0000H-

3EFFFFH

3D0000H-

Mode)

x16 (Word

1FFFFFH

1FE000H-

1FEFFFH

1FD000H-

1FDFFFH

1FC000H-

1FCFFFH

1FB000H-

1FBFFFH

1FA000H-

1FAFFFH

1F9000H-

1F9FFFH

1F8000H-

1F8FFFH

1F0000H-

1F7FFFH

1E8000H-

Mode) 1FF000H-

Block Orga	anization
x8 (Byte	x16 (Word
Mode)	Mode)
230000H-	118000H-
23FFFFH	11FFFFH
220000H- 22FFFFH	110000H- 117FFFH
22FFFFH 210000H-	108000H-
2160001F	10FFFFH
200000H-	100000H-
20FFFFH	107FFFH
1F0000H-	F8000H-
1FFFFFH	FFFFFH
1E0000H-	F0000H-
1EFFFFH	F7FFFH
1D0000H-	E8000H-
1DFFFFH 1C0000H-	EFFFFH E0000H-
1CFFFFH	E7FFFH
1B0000H-	D8000H-
1BFFFFH	DFFFFH
1A0000H-	D0000H-
1AFFFFH	D7FFFH
190000H-	C8000H-
19FFFFH	CFFFFH
180000H-	C0000H-
18FFFFH	C7FFFH
170000H- 17FFFFH	B8000H- BFFFFH
160000H-	B0000H-
16FFFFH	B7FFFH
150000H-	A8000H-
15FFFFH	AFFFFH
140000H-	A0000H-
14FFFFH	A7FFFH
130000H-	98000H-
13FFFFH 120000H-	9FFFFH
120000H- 12FFFFH	90000H- 97FFFH
110000H-	88000H-
11FFFFH	8FFFFH
100000H-	80000H-
10FFFFH	87FFFH
F0000H-	78000H-
FFFFFH	7FFFFH
E0000H- EFFFFH	70000H-
D0000H-	77FFFH 68000H-
DEFE	6FFFFH
C0000H-	60000H-
CFFFFH	67FFFH
B0000H-	58000H-
BFFFFH	5FFFFH
A0000H-	50000H-
AFFFH	57FFFH
90000H- 9FFFFH	48000H- 4FFFFH
9FFFF	40000H-
80000H- 8FFFFH	40000H- 47FFFH
70000H-	38000H-
7FFFH	3FFFFH
60000H-	30000H-
6FFFFH	37FFFH
50000H-	28000H-
5FFFFH	2FFFFH
40000H-	20000H-

x16 (Word Mode)	
118000H-	
11FFFFH	32Kw ord MAIN BLOCK 35
110000H- 117FFFH	32Kw ord MAIN BLOCK 34
108000H-	
10FFFFH	32Kw ord MAIN BLOCK 33
100000H- 107FFFH	32Kw ord MAIN BLOCK 32
F8000H-	22Km and MAIN BLOCK 24
FFFFFH F0000H-	32Kw ord MAIN BLOCK 31
F7FFFH E8000H-	32Kw ord MAIN BLOCK 30
EFFFFH	32Kw ord MAIN BLOCK 29
E0000H- E7FFFH	32Kw ord MAIN BLOCK 28
D8000H-	
DFFFFH	32Kw ord MAIN BLOCK 27
D0000H- D7FFFH	32Kw ord MAIN BLOCK 26
C8000H- CFFFFH	32Kw ord MAIN BLOCK 25
C0000H- C7FFFH	32Kw ord MAIN BLOCK 24
B8000H-	
BFFFFH B0000H-	32Kw ord MAIN BLOCK 23
B7FFFH A8000H-	32Kw ord MAIN BLOCK 22
AFFFFH A0000H-	32Kw ord MAIN BLOCK 21
A7FFFH	32Kw ord MAIN BLOCK 20
98000H- 9FFFFH	32Kw ord MAIN BLOCK 19
90000H- 97FFFH	32Kw ord MAIN BLOCK 18
88000H- 8FFFFH	32Kw ord MAIN BLOCK 17
80000H- 87FFFH	32Kw ord MAIN BLOCK16
78000H- 7FFFFH	32Kw ord MAIN BLOCK 15
70000H-	
77FFFH 68000H-	32Kw ord MAIN BLOCK 14
6FFFFH 60000H-	32Kw ord MAIN BLOCK 13
67FFFH	32Kw ord MAIN BLOCK 12
58000H- 5FFFFH	32Kw ord MAIN BLOCK 11
50000H- 57FFFH	32Kw ord MAIN BLOCK 10
48000H- 4FFFFH	32Kw ord MAIN BLOCK 9
40000H- 47FFFH	32Kw ord MAIN BLOCK 8
38000H-	32Kw ord MAIN BLOCK 7
3FFFFH 30000H-	
37FFFH 28000H-	32Kw ord MAIN BLOCK 6
2FFFFH	32Kw ord MAIN BLOCK 5
20000H- 27FFFH	32Kw ord MAIN BLOCK 4
18000H- 1FFFFH	32Kw ord MAIN BLOCK 3
10000H- 17FFFH	32Kw ord MAIN BLOCK 2
17FFFH 08000H-	
0FFFFH	32Kw ord MAIN BLOCK 1
00000H- 07FFFH	32Kw ord MAIN BLOCK 0
A20-A0 (Word	

3000001-	1200001-
3DFFFFH	1EFFFFH
3C0000H-	1E0000H-
3CFFFFH	1E7FFFH
3B0000H-	1D8000H-
3BFFFFH	1DFFFFH
3A0000H-	1D0000H-
3AFFFFH	1D7FFFH
390000H-	1C8000H-
39FFFFH	1CFFFFH
380000H-	1C0000H-
38FFFFH	1C7FFFH
370000H-	1B8000H-
37FFFFH	1BFFFFH
360000H-	1B0000H-
36FFFFH	1B7FFFH
350000H-	1A8000H-
35FFFFH	1AFFFFH
340000H-	1A0000H-
34FFFFH	1A7FFFH
330000H-	198000H-
33FFFFH	19FFFFH
320000H-	190000H-
32FFFFH	197FFFH
310000H-	188000H-
31FFFFH	18FFFFH
300000H-	180000H-
30FFFFH	187FFFH
2F0000H-	178000H-
2FFFFFH	17FFFFH
2E0000H-	170000H-
2EFFFFH	177FFFH
2D0000H-	168000H-
2DFFFFH	16FFFFH
2C0000H-	160000H-
2CFFFFH	167FFFH
2B0000H-	158000H-
2BFFFFH	15FFFFH
2A0000H-	150000H-
2AFFFFH	157FFFH
290000H-	148000H-
29FFFFH	14FFFFH
280000H-	140000H-
28FFFFH	147FFFH
270000H-	138000H-
27FFFFH	13FFFFH
260000H-	130000H-
26FFFFH	137FFFH
250000H-	128000H-
25FFFFH	12FFFFH
240000H-	120000H-

A20-A0 (Word

Mode)

32Kw ord MAIN BLOCK 56 32Kw ord MAIN BLOCK 55 32Kw ord MAIN BLOCK 54 32Kw ord MAIN BLOCK 53 BANK(II) 32Kw ord MAIN BLOCK 52 32Kw ord MAIN BLOCK 51 32Kw ord MAIN BLOCK 50 32Kw ord MAIN BLOCK 49 32Kw ord MAIN BLOCK 48 32Kw ord MAIN BLOCK 47 32Kw ord MAIN BLOCK46 32Kw ord MAIN BLOCK 45 32Kw ord MAIN BLOCK 44 32Kw ord MAIN BLOCK 43

BANK(I)

BANK(III)



A20-A-1 (Byte

Mode)

BANK(IV)

4FFFFH

30000H-

3FFFFH

20000H-

2FFFFH

10000H-

1FFFFH

00000H

OFFFFH

A20-A-1 (Byte Mode)

Mode)

33,554,432-BIT (4,194,304-WORD BY 8-BIT /2,097,152-WORD BY 16-BIT) CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY

Bus Operation

BYTE#=VIH

Mode	Pins	CE#	OE#	WE#	RP#	DQ0-15	RY/BY#
	Array	VIL	VIL	VIH	VIH	Data Output	VOH(Hi-Z)
Read	Page	VIL	VIL	VIH	VIH	Data Output	VOH(Hi-Z)
Reau	Status Register	VIL	VIL	VIH	VIH	Status Register Data	X ²⁾
	Identifier Code	VIL	VIL	VIH	VIH	Identifier Code	VOH(Hi-Z)
Output I	Disable	VIL	VIH	VIH	VIH	High-Z	X ²⁾
	Program	VIL	VIH	VIL	VIH	Command/Data in	X ²⁾
Write	Erase	VIL	VIH	VIL	VIH	Command	X ²⁾
	Others	VIL	VIH	VIL	VIH	Command	X ²⁾
Stand by		VIH	X ¹⁾	X ¹⁾	VIH	High-Z	X ²⁾
Deep Po	ower Down	X ¹⁾	X ¹⁾	X ¹⁾	VIL	High-Z	VOH(Hi-Z)

BYTE#=VIL

Mode	Pins	CE#	OE#	WE#	RP#	DQ0-7	RY/BY#
	Array	VIL	VIL	VIH	VIH	Data Output	VOH(Hi-Z)
Read	Page	VIL	VIL	VIH	VIH	Data Output	VOH(Hi-Z)
Reau	Status Register	VIL	VIL	VIH	VIH	Status Register Data	X ²⁾
	Identifier Code	VIL	VIL	VIH	VIH	Identifier Code	VOH(Hi-Z)
Output I	Disable	VIL	VIH	VIH	VIH	High-Z	X ²⁾
	Program	VIL	VIH	VIL	VIH	Command/Data in	X ²⁾
Write	Erase	VIL	VIH	VIL	VIH	Command	X ²⁾
	Others	VIL	VIH	VIL	VIH	Command	X ²⁾
Stand by		VIH	X ¹⁾	X ¹⁾	VIH	High-Z	X ²⁾
Deep Power Down		X ¹⁾	X ¹⁾	X ¹⁾	VIL	High-Z	VOH(Hi-Z)

1) X can be VIH or VIL for control pins.

2) X at RY/BY# is VOL or VOH (Hi-Z).

*The RY/BY# is an open drain output pin and indicates status of the internal WSM. When low, it indicates that WSM is Busy performing an operation.

A pull-up resistor of 10K-100K Ohms is required to allow the RY/BY# signal to transition high indicating a Ready WSM condition.



33,554,432-BIT (4,194,304-WORD BY 8-BIT /2,097,152-WORD BY 16-BIT) CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY

Software Command Definition Command List (WP# =VIH or VIL)

Command		1st B	us Cycle	2nd Bus Cycle				3rd-5th Bus Cycles (Word mode) 3rd-9th Bus Cycles (Byte mode)		
Command	Mode	Address	Data ¹⁾	Mode	Address		Data	Mode	Address	Data
	Wiode		(DQ0-15),(DQ0-7)	Mode	A20-A18	A0	(DQ0-15),(DQ0-7)	widde	/ (001000	(DQ0-15),(DQ0-7)
Read Array	Write	X	FFH							
Page Read	Write	Х	F3H	Read	SA ⁵⁾		RD0 ⁵⁾	Read	SA+i ⁶⁾	RDi ⁶⁾
Device Identifier	Write	Bank ²⁾	90H	Read	Bank ²⁾	IA ³⁾	ID ³⁾			
Read Status Register	Write	Bank ²⁾	70H	Read	Bank ²)	SRD ⁴⁾			
Clear Status Register	Write	X	50H							
Suspend	Write	Bank ²⁾	B0H							
Resume	Write	Bank ²⁾	D0H							

1) In the case of Word mode(BYTE#=VIH), upper byte data (DQ15-DQ8) is ignored.

2) Bank=Bank address (Bank(I)-Bank(IV): A20-18)

3) IA=ID code address: A0=VIL (Manufacturer's code): A0=VIH (Device code), ID=ID code

4) SRD=Status Register Data

5) SA=A20-A2: Page Address, A1, A0(A1-A-1):voluntary address / RD0=1st Page read data

6) SA+i: Page address(is equal to 1st Page Address of A20-A2), A1,A0(A1-A-1): voluntary address / RDi: 2nd Page read data

Command List (WP# =VIH)

Command	1st Bus Cycle				2nd Bu	is Cycle	3rd-129th Bus Cycles (Word mode) 3rd-257th Bus Cycles (Byte mode)			
Command	Mode	Address	Data ¹⁾ (DQ0-15),(DQ0-7)	Mode Address		Data ¹⁾ (DQ0-15),(DQ0-7)	Mode	Address	Data ¹⁾ (DQ0-15),(DQ0-7)	
Word Program	Write	Bank ²⁾	40H	Write	WA ³⁾	WD ³⁾				
Page Program	Write	Bank ²⁾	41H	Write	WA0 ⁴⁾	WD0 ⁴⁾	Write	WAn ⁴⁾	WDn ⁴⁾	
Page Buffer to Flash	Write	Bank ²⁾	0EH	Write	WA ⁵⁾	D0H ¹⁾				
Block Erase/Confirm	Write	Bank ²⁾	20H	Write	BA ⁶⁾	D0H ¹⁾				
Erase All Unlocked Blocks	Write	X	A7H	Write	Х	D0H ¹⁾				
Clear Page Buffer	Write	Х	55H	Write	Х	D0H ¹⁾				
Single Data Load to Page Buffer	Write	Bank ²⁾	74H	Write	WA ³⁾	WD ³⁾				
Flash to Page Buffer	sh to Page Buffer Write Bank ²⁾ F1H Write		Write	RA ⁷⁾	D0H ¹⁾					

1) In the case of Word mode(BYTE#=VIH), Upper byte data (DQ15-DQ8) is ignored.

2) Bank=Bank address (Bank(I)-Bank(IV): A20-A18)

3) WA=Write Address, WD=Write Data

4) WA0, WAn=Write Address, WD0, WDn=Write Data.

Word mode (BYTE#=VIH) : Write address and write data must be provided sequentially from 00H to 7FH for A6-A0. Page size is 128 words (128-word x 16-bit), and also A20-A7 (block address, page address) must be valid.
Byte mode (BYTE#=VIL) : Write address and write data must be provided sequentially from 00H to FFH for A6-A-1. Page size is 256 Bytes (256-byte x 8-bit), and also A20-A7 (block address, page address) must be valid.

5) WA=Write Address: A20-A7 (block address, page address) must be valid.

6) BA=Block Address : A20-A12[Bank(I)], A20-A15 [Bank(II), Bank(III), Bank(IV)] must be valid.

7) RA=Read Address: A20-A7 (block address, page address) must be valid.



33,554,432-BIT (4,194,304-WORD BY 8-BIT /2,097,152-WORD BY 16-BIT) CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY

Software Command Definition Command List (WP# =VIL)

Software lock release operation needs following consecutive 7bus cycles. Moreover, additional 127(255) bus cycles are needed for page program operation.

Setup Command for		1st B	us Cycle		2nd Bu	ıs Cycle		3rd Bus Cycle			
Software Lock Release	Mode	Address	Data ¹⁾	Mode	Address	Data ¹⁾	Mode	Address	Data ¹⁾		
	Widde	/ 1000	(DQ0-15/DQ0-7)		Audress	(DQ0-15/DQ0-7)	Widde	/ 1001000	(DQ0-15/DQ0-7)		
Word/Byte Program	Write	Bank	60H	Write	Bank	Block ⁶⁾	Write	Bank	ACH		
Page Program	Write	Bank	60H	Write	Bank	Block ⁶⁾	Write	Bank	ACH		
Page Buffer to Flash	Write	Bank	60H	Write	Bank	Block ⁶⁾	Write	Bank	ACH		
Block Erase/Confirm	Write	Bank	60H	Write	Bank	Block ⁶⁾	Write	Bank	ACH		
Clear Page Buffer	Write	Bank	60H	Write	Bank	Block ⁶⁾	Write	Bank	ACH		
Single Data Load to Page Buffer	Write	Bank	60H	Write	Bank	Block ⁶⁾	Write	Bank	ACH		
Flash to Page Buffer	Write	Bank	60H	Write	Bank	Block ⁶⁾	Write	Bank	ACH		

Cature Command for		4th B	us Cycle		5th Bu	s Cycle
Setup Command for Software Lock Release	Mode	Address		Mode	Address	Data ¹⁾
			(DQ0-15/DQ0-7)			(DQ0-15/DQ0-7)
Word/Byte Program	Write	Bank	Block# ⁶⁾	Write	Bank	7BH
Page Program	Write	Bank	Block# ⁶⁾	Write	Bank	7BH
Page Buffer to Flash	Write	Bank	Block# ⁶⁾	Write	Bank	7BH
Block Erase/Confirm	Write	Bank	Block# ⁶⁾	Write	Bank	7BH
Clear Page Buffer	Write	Bank	Block# ⁶⁾	Write	Bank	7BH
Single Data Load to Page Buffer	Write	Bank	Block# ⁶⁾	Write	Bank	7BH
Flash to Page Buffer	Write	Bank	Block# ⁶⁾	Write	Bank	7BH

Setup Command for	6th Bus Cycle				7th Bu	s Cycle	8th-134th Bus Cycles(Word mode) 8th-262th Bus Cycles(Byte mode)			
Program or Erase Operations	Mode	Address	Data ¹⁾ (DQ0-15/DQ0-7)	Mode	Address	Data (DQ0-15/DQ0-7)	Mode	Address	Data (DQ0-15/DQ0-7)	
Word/Byte Program	Write	Bank	40H	Write	WA ²⁾	WD ²⁾				
Page Program	Write	Bank	41H	Write	WA0 ³⁾	WD0 ³⁾	Write	WAn ³⁾	WDn ³⁾	
Page Buffer to Flash	Write	Bank	0EH	Write	WA ⁴⁾	D0H ¹⁾				
Block Erase/Confirm	Write	Bank	20H	Write	BA ⁵⁾	D0H ¹⁾				
Clear Page Buffer	Write	Х	55H	Write	Х	D0H ¹⁾				
Single Data Load to Page Buffer	Write	Bank	74H	Write	WA ²⁾ WD ²⁾					
Flash to Page Buffer	Write	Bank	F1H Write RA ⁷⁾ D0H ¹⁾							

1) In the case of word mode(BYTE#=VIH) upper byte data (DQ15-DQ8) is ignored.

2) WA=Write Address, WD=Write Data

3) WA0, WAn=Write Address, WD0, WDn=Write Data. Write address and write data must be provided sequentially from 00H to 7FH for A6-A0(word mode) and from 00H to FFH for A6-A-1(byte mode), respectively.
 Page size is 128 words (128-word x 16-bit/ word mode) or Page size is 256 bytes (256-word x 8-bit/ byte mode), and also A20-A7 (block address, page address) must be valid.

4) WA=Write Address: A20-A7 (block address, page address) must be valid.

5) BA=Block Address : A20-A12[Bank(I)], A20-A15 [Bank(II), Bank(III), Bank(IV)]

6) Block=Block Address: A20-A15, Block#=A20#-A15# must be valid.

Address	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0
Block	fixed 0	fixed 0	A20	A19	A18	A17	A16	A15
Block#	fixed 0	fixed 0	A20#	A19#	A18#	A17#	A16#	A15#

7) RA=Read Address: A20-A7 (block address, page address) must be valid.



33,554,432-BIT (4,194,304-WORD BY 8-BIT /2,097,152-WORD BY 16-BIT) CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY

Block Locking

			Write Pr	otection Provi	ded		
RP#	WP#	Bank(I) I		Bank(II)	Bank(III) Bank(IV)		Notes
		Boot	Parameter/Main	Main	Main	Main	
VIL	Х	Locked	Locked	Locked	Locked	Locked	Deep Power Down Mode
VIH	VIL	Locked	Locked	Locked	Locked	Locked	All Blocks Locked(Valid to operate Softw are Lock Release)
	VIH	Unlocked	Unlocked	Unlocked	Unlocked	Unlocked	All Blocks Unlocked

WP# pin must not be switched during performing Read / Write operations or WSM busy (WSMS=0).

Status Register

Symbol	Status		Definition
(I/O Pin)		"1"	"0"
S.R. 7 (DQ7)	Write State Machine Status	Ready	Busy
S.R. 6 (DQ6)	Suspend Status	Suspended	Operation in Progress/Completed
S.R. 5 (DQ5)	Erase Status	Error	Successful
S.R. 4 (DQ4)	Program Status	Error	Successful
S.R. 3 (DQ3)	Block Status after Erase	Error	Successful
S.R. 2 (DQ2)	Reserved	-	-
S.R. 1 (DQ1)	Reserved	-	-
S.R. 0 (DQ0)	Reserved	-	-



33,554,432-BIT (4,194,304-WORD BY 8-BIT /2,097,152-WORD BY 16-BIT) CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY

Device ID Code

Pins	AO	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	Hex. Data
Manufacturer Code	VIL	"0"	"0"	"0"	"1"	"1"	"1"	"0"	"0"	1CH
Device Code (Top Boot)	VIH	"0"	"0"	"1"	"1"	"1"	"0"	"0"	"0"	38H
Device Code (Bottom Boot)	VIH	"0"	"0"	"1"	"1"	"1"	"0"	"0"	"1"	39H

In the case of word mode, The output of upper byte data (DQ15-DQ8) is "0H".

Absolute Maximum Ratings

Symbol	Parameter	Conditions	Min.	Max.	Units
VCC	VCC Voltage	With Respect to GND	-0.2	4.6	V
VI1	All Input or Output Voltage ¹⁾		-0.6	4.6	V
Та	Ambient Temperature		-40	85	°C
Tbs	Temperature under Bias		-50	95	°C
Tstg	Storage Temperature		-65	125	°C
lout	Output Short Circuit Current			100	mA

1)Minimum DC voltage is -0.5V on input / output pins. During transitions, the level may undershoot to -2.0V for periods <20ns. Maximum DC voltage on input / output pins is VCC+0.5V which, during transitions, may overshoot to VCC+1.5V for periods <20ns.

DC electrical characteristics

(Ta= -40 ~85 °C and Flash VCC=3.0V~3.6V, unless otherwise noted)

Symbol	Parameter	Test Conditions			Limits		Units
Symbol	Farameter	Test Conditions		Min.	Typ. ¹⁾	Max.	Units
ILI	Input Leakage Current	0V <u><</u> VIN <u><</u> VCC		-1.0		+1.0	μA
ILO	Output Leakage Current	0V <u><</u> VOUT <u><</u> VCC		-10		+10	μA
ISB2	VCC Stand by Current	VCC= 3.6V, VIN= GND/VCC, CE#= RP ±0.3V	#= VCC		0.1	6	μA
ISB3		VCC= 3.6V, VIN= VIL/VIH, RP#= VIL			5	25	μA
ISB4	VCC Deep Power Down Current	VCC= 3.6V, VIN= GND or VCC, RP#= GND± 0.3V			0.1	6	μA
ICC1	VCC Read Current for Word / byte	Vcc = 3.6V, VIN = VIL/VIH, RP# = OE# = WE# = VIH, CE# =VIL, lout = 0mA	5MHz		20	30	mA
1001	vec Read Current for Word / Byte		1MHz		4	8	mA
ICC1P	VCC Page Read Current	Vcc = 3.6V, VIN = VIL/VIH, RP# = OE# = WE# =VIH, CE# = VIL, lout = 0mA	5MHz		5	10	mA
ICC2	VCC Write Current for Word / byte	Vcc = 3.6V, VIN = VIL/VIH, RP# = OE# = VI WE# = VIL	H, CE# =			15	mA
ICC3	VCC Program Current	VCC = 3.6V, VIN = VIL/VIH, CE#= RP# :	= VIH			35	mA
ICC4	VCC Erase Current	VCC = 3.6V, VIN = VIL/VIH, CE#= RP# =	= VIH			35	mA
ICC5	VCC Suspend Current	VCC = 3.6V, VIN = VIL/VIH, CE#= RP# :	= VIH			200	μA
VIL	Input Low Voltage			-0.5		0.4	V
VIH	Input High Voltage			2.4		VCC+0.5	V
VOL	Output Low Voltage	IOL = 4.0mA				0.45	V
VOH1	Output High Voltage	IOH = -2.0mA		0.85xVCC			V
VOH2		IOH = -100uA		VCC-0.4			V
VLKO	Low VCC Lock Out Voltage ²⁾			1.5		2.2	V

All currents are in RMS unless otherwise noted.

1) Typical values at Flash VCC=3.3V, Ta=25 °C.

2) To protect against initiation of write cycle during Flash VCC power up / down, a write cycle is locked out for Flash VCC less than VLKO. If Flash VCC is less than VLKO, Write State Machine is reset to read mode. When the Write State Machine is in Busy state, if Flash VCC is less than VLKO, the alteration of memory contents may occur.



33,554,432-BIT (4,194,304-WORD BY 8-BIT /2,097,152-WORD BY 16-BIT) CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY

AC electrical characteristics (Ta=-40 ~85 °C and Flash VCC=3.0V~3.6V, unless otherwise noted)

Read Only Mode

				Limits			
Sy	/mbol	Parameter	Fla	ash VCC=3.0-3	5.6V	Units	
			Min.	Тур.	Max.		
tRC	tAVAV	Read Cycle Time	70			ns	
ta(AD)	tAVQV	Address Access Time			70	ns	
ta(CE)	tELQV	Chip Enable Access Time			70	ns	
ta(OE)	tGLQV	Output Enable Access Time			30	ns	
ta(PAD)		Page Read Access Time (after 2nd access)			25	ns	
tCEPH		CE# "H"Pulse width	30			ns	
tCLZ	tELQX	Chip Enable to Output in Low-Z	0			ns	
tDF(CE)	tEHQZ	Chip Enable High to Output in High-Z			25	ns	
tOLZ	tGLQX	Output Enable to Output in Low-Z	0			ns	
tDF(OE)	tGHQZ	Output Enable to High to Output in High-Z			25	ns	
tPHZ	tPLQZ	RP# Low to Output High-Z			150	ns	
ta(BYTE)	tFL/HQV	BYTE# access time			70	ns	
tBHZ	tFLQZ	BYTE# low to output high-Z			25	ns	
tOH	tOH	Output Hold from CE#, OE# and Address	0			ns	
tBCD	tELFL/H	CE# low to BYTE# high or low			5	ns	
tBAD	tAVFL/H	Address to BYTE# high or low			5	ns	
tOEH	tWHGL	OE# Hold from WE# High	10			ns	
tPS	tPHEL	RP# Recovery to CE# Low	150			ns	

-Timing measurements are made under AC waveforms for read operations.



33,554,432-BIT (4,194,304-WORD BY 8-BIT /2,097,152-WORD BY 16-BIT) CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY

AC electrical characteristics (Ta=-40 ~85 °C and Flash VCC=3.0V~3.6V, unless otherwise noted) Read / Write Mode (WE# control)

				Limits		
	Symbol	Parameter	Flas	sh VCC=3.0-3	3.6V	Units
			Min.	Тур.	Max.	
tWC	tAVAV	Write Cycle Time	70			ns
tAS	tAVWH	Address Setup Time	35			ns
tAH	tWHAX	Address Hold Time	0			ns
tDS	tDVWH	Data Setup Time	35			ns
tDH	tWHDX	Data Hold Time	0			ns
tOEH	tWHGL	OE# Hold from WE# High	10			ns
tCS	tELWL	Chip Enable Setup Time	0			ns
tCH	tWHEH	Chip Enable Hold Time	0			ns
tWP	tWLWH	Write Pulse Width	35			ns
tWPH	tWHWL	Write Pulse Width High	30			ns
tBS	tFL/HWH	Byte enable high or low set-up time	50	1		ns
tBH	tWFL/H	Byte enable high or low hold time	70			ns
tGHWL	tGHWL	OE# Hold to WE# Low	0			ns
tBLS	tPHHWH	Block Lock Setup to Write Enable High	70			ns
tBLH	tQVPH	Block Lock Hold from Valid SRD	0	1		ns
tDAP	tWHRH1	Duration of Auto Program Operation(Byte Mode)		30	300	μs
tDAP	tWHRH1	Duration of Auto Program Operation(Word Mode)		30	300	μs
tDAP	tWHRH1	Duration of Auto Program Operation(Page Mode)		4	80	ms
tDAE	tWHRH2	Duration of Auto Block Erase Operation		150	600	ms
tWHRL	tWHRL	Write Enable High to RY/BY# Low			70	ns
tPS	tPHWL	RP# Recovery to WE# Low	150	1		ns

-Read timing parameters during command write operations mode are the same as during read only operation mode. -Typical values at Flash VCC=3.3V and Ta=25 °C.

Read / Write Mode (CE# control)

Symbol		Parameter	FI	Limits Flash VCC=3.0-3.6V			
			Min.	Тур.	.6V Units Max.		
tWC	ItAVAV	Write Cycle Time	70	<u> </u>	Trian.	ns	
tAS		Address Setup Time	35			ns	
tAH	tEHAX	Address Hold Time	0			ns	
tDS	tDVEH	Data Setup Time	35			ns	
tDH	tEHDX	Data Hold Time	0			ns	
tOEH	tEHGL	OE# Hold from CE# High	10			ns	
tWS	tWLEL	Write Enable Setup Time	0			ns	
tWH	tEHWH	Write Enable Hold Time	0			ns	
tCEP	tELEH	CE# Pulse Width	35			ns	
tCEPH	tEHEL	CE#"H" Pulse Width	30			ns	
tBS	tFL/HEH	Byte enable high or low set-up time	50			ns	
tBH	tEHFL/H	Byte enable high or low hold time	70	[ns	
tGHEL	tGHEL	OE# Hold to CE# Low	70			ns	
tBLS	tPHHEH	Block Lock Setup to Chip Enable High	70			ns	
tBLH	tQVPH	Block Lock Hold from Valid SRD	0			ns	
tDAP	tEHRH1	Duration of Auto Program Operation(Byte Mode)		30	300	μs	
tDAP	tEHRH1	Duration of Auto Program Operation(Word Mode)		30	300	μs	
tDAP	tEHRH1	Duration of Auto Program Operation(Page Mode)		4	80	ms	
tDAE	tEHRH2	Duration of Auto Block Erase Operation		150	600	ms	
tEHRL	tEHRL	CE# High to RY/BY# Low			70	ns	
tPS	tPHEL	RP# Recovery to CE# Low	150			ns	

-Timing measurements are made under AC waveforms for read operations.

-Typical values at Flash VCC=3.3V and Ta=25 °C.



33,554,432-BIT (4,194,304-WORD BY 8-BIT /2,097,152-WORD BY 16-BIT) CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY

Program / Erase Time

Parameter	Min.	Тур.	Max.	Units
Block Erase Time		150	600	ms
Main Block Write Time (Byte Mode)		2	8	sec
Main Block Write Time (Word Mode)		1	4	sec
Page Write Time		4	80	ms
Flash to Page Buffer Time		100	150	μs

Program Suspend / Erase Suspend Time

Parameter	Min.	Тур.	Max.	Unit
Program Susupend Time			15	μs
Erase Susupend Time			15	μs


Flash VCC Power Up / Down Timing

symbol	Parameter	Min.	Тур.	Max.	Unit
tVCS	RP#=VIH Setup Time from Flash VCC min.	2			μs


During power up / down, by the noise pulses on control pins, the device has possibility of accidental erase of programming. The device must be protected against initiation of write cycle for memory contents during power up / down. The delay time of min. 2 µsec is always required before read operation or write operation is initiated from the time Flash VCC reaches Flash VCC min. during power up /down. By holding RP#=VIL, the contents of memory is protected during Flash VCC power up / down. During power up, RP# must be held VIL for min. 2µs from the time Flash VCC reaches Flash VCC min. During power down, RP# must be held VIL until Flash VCC reaches GND. RP# doesn't have latch mode, therefore RP# must be held VIH during read operation or erase / program operation.



33,554,432-BIT (4,194,304-WORD BY 8-BIT /2,097,152-WORD BY 16-BIT) CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY




AC Waveforms for Read Operation and Test Conditions



After inputting Read Array Command FFH, it is necessary to make CE# "H" pulse more than 30ns (tCEPH).
 And after inputting Read Array Command FFH, it is also necessary to keep 30ns to recover before starting read after WE# rises "H" in case of changing address(es) and CE#="L".



33,554,432-BIT (4,194,304-WORD BY 8-BIT /2,097,152-WORD BY 16-BIT) CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY




AC waveforms for Page Read Operation

- After inputting Page Read Command F3H, it is necessary to make CE# "H" pulse more than 30ns (tCEPH). And after inputting Page Read Command F3H, it is also necessary to keep 30ns to recover before starting read after WE# rises "H" in case of changing address(es) and CE#="L".

- Once Page Read mode is valid, the mode is kept until RP# is set to VIL or the chip is powered off.

- Word mode(BYTE#=VIH):N=4, Byte mode(BYTE#=VIL):N=8


Byte AC Waveforms for Read Operation



When BYTE# = VIH, CE# = OE# = VIL, D15/A-1 is output status. At this time, input signal must not be applied.




33,554,432-BIT (4,194,304-WORD BY 8-BIT /2,097,152-WORD BY 16-BIT) CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY




AC Waveforms for Word / Byte Program Operation (WE# Control)

AC Waveforms for Word / Byte Program Operation (CE# Control)







33,554,432-BIT (4,194,304-WORD BY 8-BIT /2,097,152-WORD BY 16-BIT) CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY



33,554,432-BIT (4,194,304-WORD BY 8-BIT /2,097,152-WORD BY 16-BIT) CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY




AC Waveforms for Erase Operation (CE# Control)






33,554,432-BIT (4,194,304-WORD BY 8-BIT /2,097,152-WORD BY 16-BIT) CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY




AC Waveforms for Word / Byte Program Operation with BGO (WE# Control)

AC Waveforms for Word / Byte Program Operation with BGO (CE# Control)






33,554,432-BIT (4,194,304-WORD BY 8-BIT /2,097,152-WORD BY 16-BIT) CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY




AC Waveforms for Page Program Operation with BGO (WE# Control)

AC Waveforms for Page Program Operation with BGO (CE# Control)






33,554,432-BIT (4,194,304-WORD BY 8-BIT /2,097,152-WORD BY 16-BIT) CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY




AC Waveforms for Erase Operation with BGO (WE# Control)

AC Waveforms for Erase Operation with BGO (CE# Control)






33,554,432-BIT (4,194,304-WORD BY 8-BIT /2,097,152-WORD BY 16-BIT) CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY




AC Waveforms for Suspend Operation (WE# Control)

AC Waveforms for Suspend Operation (CE# Control)





33,554,432-BIT (4,194,304-WORD BY 8-BIT /2,097,152-WORD BY 16-BIT) CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY




Suspend Loop

Write D0H

YES

Page Program Flow Chart Start ▼ Write 41H ¥ n = 0 Write Address n, n + 1 DATA n NO n = 7FH? n = FFH?YES Status Register Read NO NO Write SR.7 = 1? B0H? YES YES Full Status Check If Desired Suspend Loop Write D0H Page Program Completed YES

Status Register Check Flow Chart






Full Status Check

Erase

Completed

If Desired

33,554,432-BIT (4,194,304-WORD BY 8-BIT /2,097,152-WORD BY 16-BIT) CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY





A7H

Blocks Setuc

Others

M5M29KB/T331AVP

33,554,432-BIT (4,194,304-WORD BY 8-BIT /2,097,152-WORD BY 16-BIT) CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY

Clear Status Register Read **Read/Standby State** Status Register (Random Read Mode) 70H 90H Read Back Bank Read State Device Identifier FFF 90H Read Array Read Array (Random Read) (Random Read) Change Bank FF Address Others³⁾ WD DOH DOL Setup State 74H F1⊦ 41H 40H 20H 55F 0EH age Buffer Flash to Single Data Load Erase All Unlock Block Erase Clear Page Bu Page Program Word Program Page Buffe Flash to Page Buffer Setup Setup Setup Setup Setup Setup Setup Other Wdi D0H WÞ I=0-12 D0H бон Internal State B0H B0H Program & Erase & Verify Verify Ready D0H D0H Read Read Status Register Status Register 4 Change Bank Address **Read State with BGO** Read Status Register Read Array Suspend ▲70H (Random Read) State Read State with BGO Change Read Array Bank Address Read Array (Random Read) (Random Read)


Operation Status (WP#=VIH)

50H

- 1) In case of Page Read, F3H is used instead of FFH in Operation Status (WP#=VIH).
- 2) Once Page Read mode is set, Page Read mode is kept until power off or RP# is set to VIL.
- 3) After setting up Clear Page Buffer, D0H enables to clear Page Buffer.
- 4) To access any bank during Erase All Unlocked Block results Status Register Read. Although Read Status Register Command and Read Array Command can be issued under Suspend State, output data make no sense.



33,554,432-BIT (4,194,304-WORD BY 8-BIT /2,097,152-WORD BY 16-BIT) CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY




- 1) In case of Page Read, F3H is used instead of FFH in Operation Status (WP#=VIL).
- 2) Once Page Read mode is set, Page Read mode is kept until power off or RP# is set to VIL.
- 3) BA, BA#: Block Address, Block Address# (Shown in Command List(WP#=VIL) in detail).
- 4) After setting up Clear Page Buffer, D0H enables to clear Page Buffer.


48P3R-C

M5M29KB/T331AVP

33,554,432-BIT (4,194,304-WORD BY 8-BIT /2,097,152-WORD BY 16-BIT) CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY

Package Dimension







Renesas LSIs

M5M29KB/T331AVP

33,554,432-BIT (4,194,304-WORD BY 8-BIT /2,097,152-WORD BY 16-BIT) CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY

RenesasTechnologyCorp.

Nippon Bldg.,6-2,Otemachi 2-chome,Chiyoda-ku,Tokyo,100-0004 Japan

Keep safety first in your circuit designs! Renessas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or properly damage Remember to give the consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable or personal injury, fire or property damage Remember to give the consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable or property rights, can yother rights, belonging to Renessas Technology Corporation or a third party. Renessas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials. All information contained in these materials. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renessas Technology Corporation any contain in theoritica the terms and contained in these materials. Including product diatributor for the latest product information before purchasing a groduct listed herein. The information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Plaese also pay attention to information published by Renessas Technology Corporation is an use to selessonsibility for any damage, liability, or use in a device or systerm store execuse securities from line and theres materials, including product data, diagrams,

© 2003 Renesas Technology Corp. New publication, effective April 2003. Specifications subject to change without notice

