



Rev. 2
Apr. 2, 1992

The HM538253 is a 2-Mbit multiport video RAM equipped with a 256-kword x 8-bit dynamic RAM and a 512-word x 8-bit SAM (full-sized SAM). Its RAM and SAM operate independently and asynchronously. The HM538253 has basically upward-compatibility with the HM534253A / HM538123A except that pseudo-write-transfer cycle is replaced with masked-write-transfer cycle, which has been approved by JEDEC. Furthermore, several new features are added to the HM538253 without conflict with the conventional features. Stopping column feature realizes much flexibility to the length of split SAM register. Persistent mask is also installed according to the TMS34020 features.


Features

- Multiport organization
Asynchronous and simultaneous operation of RAM and SAM capability
RAM: 256 kword x 8 bit
SAM: 512 word x 8 bit
- Access time
RAM: 70 ns/80 ns/100 ns max
SAM: 22 ns/25 ns/25 ns max
- Cycle time
RAM: 130 ns/150 ns/180 ns min
SAM: 25 ns/30 ns/30 ns min
- Low power
Active RAM: 715 mW max
 SAM: 468 mW max
Standby 38.5 mW max
- Masked-write-transfer cycle capability
- Stopping column feature capability
- Persistent mask capability
- High-speed page mode capability
- Mask write mode capability
- Bidirectional data transfer cycle between RAM and SAM capability

- Split transfer cycle capability
- Block write mode capability
- Flash write mode capability
- 3 variations of refresh (8 ms/512 cycles)
 - \overline{RAS} -only refresh
 - \overline{CAS} -before- \overline{RAS} refresh
 - Hidden refresh
- TTL compatible

Ordering Information


Type No.	Access time	Package
HM538253J-7	70 ns	400 mil 40-pin plastic SOJ
HM538253J-8	80 ns	(CP-40D)
HM538253J-10	100 ns	
HM538253TT-7	70 ns	44-pin thin small outline package
HM538253TT-8	80 ns	(TTP-40DA)
HM538253TT-10	100 ns	
HM538253RR-7	70 ns	44-pin thin small outline package
HM538253RR-8	80 ns	(TTP-40DAR)
HM538253RR-10	100 ns	



Preliminary: This document contains information on a new product. Specifications and information contained herein are subject to change without notice.

Pin Arrangement

HM538253J Series




(Top View)

Pin Description


Pin name	Function
A0 - A8	Address inputs
IO0 - IO7	RAM port data inputs/outputs
SIO0 - SIO7	SAM port data inputs/outputs
RAS	Row address strobe
CAS	Column address strobe
WE	Write enable
DT/OE	Data transfer/output enable
SC	Serial clock
\overline{SE}	SAM port enable
DSF1, DSF2	Special function input flag
QSF	Special function output flag
V _{CC}	Power supply
V _{SS}	Ground
NL	No lead

HM538253TT Series




(Top View)

HM538253RR Series



(Top View)

Block Diagram



Pin Functions

\overline{RAS} (input pin): \overline{RAS} is a basic RAM signal. It is active in low level and standby in high level. Row address and signals as shown in table 1 are input at the falling edge of \overline{RAS} . The input level of these signals determine the operation cycle of the HM538253.

Table 1. Operation Cycles of the HM538253

Mnemonic Code	\overline{RAS}					\overline{CAS}		Address		I/On Input	
	CAS	DT/OE	WE	DSF1	DSF2	DSF1	DSF2	\overline{RAS}	\overline{CAS}	\overline{RAS}	$\overline{CAS/WE}$
CBRS	0	-	0	1	0	-	0	Stop	-	-	-
CBRR	0	-	1	0	0	-	0	-	-	-	-
CBRN	0	-	1	1	0	-	0	-	-	-	-
MWT	1	0	0	0	0	-	0	Row	TAP	WM	-
MSWT	1	0	0	1	0	-	0	Row	TAP	WM	-
RT	1	0	1	0	0	-	0	Row	TAP	-	-
SRT	1	0	1	1	0	-	0	Row	TAP	-	-
RWM	1	1	0	0	0	0	0	Row	Column	WM	Input data

Mnemonic Code	Write Mask	Pers W.M.	Register		No. of Bndry	Function
			WM	Color		
CBRS	-	-	-	-	Set	CBR refresh with stop register set
CBRR	-	Reset	Reset	-	Reset	CBR refresh with register reset
CBRN	-	-	-	-	-	CBR refresh (no reset)
MWT	Yes	No Yes	Load/use - Use	-	-	Masked write transfer (new/old mask)
MSWT	Yes	No Yes	Load/use - Use	-	Use	Masked split write transfer (new/old mask)
RT	-	-	-	-	-	Read transfer
SRT	-	-	-	-	Use	Split read transfer
RWM	Yes	No Yes	Load/use - Use	-	-	Read/write (new/old mask)

Table 1. Operation Cycles of the HM538253 (cont)

Mnemonic Code	RAS					CAS		Address		I/On Input	
	CAS	DT/OE	WE	DSF1	DSF2	DSF1	DSF2	RAS	CAS	RAS	CAS/WE
BWM	1	1	0	0	0	1	0	Row	Column	WM	Column Mask
RW (No)	1	1	1	0	0	0	0	Row	Column	-	Input Data
BW (No)	1	1	1	0	0	1	0	Row	Column	-	Column Mask
FWM	1	1	0	1	0	-	0	Row	-	WM	-
LMR and Old Mask Set	1	1	1	1	0	0	0	(Row)	-	-	Mask Data
LCR	1	1	1	1	0	1	0	(Row)	-	-	Color
Option	0	0	0	0	0	-	0	Mode	-	Data	-

Mnemonic Code	Write Mask	Pers W.M.	Register		No.of Bndry	Function
			WM	Color		
BWM	Yes	No Yes	Load/use Use	Use	-	Block write (new/old mask)
RW (No)	No	No	-	-	-	Read/write (no mask)
BW (No)	No	No	-	Use	-	Block write (no mask)
FWM	Yes	No Yes	Load/use Use	Use	-	Masked flash write (new/old mask)
LMR and Old Mask Set	-	Set	Load	-	-	Load mask register and old mask set
LCR	-	-	-	Load	-	Load color resister set
Option	-	-	-	-	-	-

- Notes:
1. With CBRS, all SAM operations use stop register.
 2. After LMR, RWM, BWM, FWM, MWT, and MSWT, use old mask which can be reset by CBRR.
 3. DSF2 is fixed low in all operation. (for the addition of operation mode in future)

\overline{CAS} (input pin): Column address and DSF1 signals are fetched into chip at the falling edge of \overline{CAS} , which determines the operation mode of the HM538253. \overline{CAS} controls output impedance of I/O in RAM.

A0 – A8 (input pins): Row address (AX0 – AX8) is determined by A0 – A8 level at the falling edge of \overline{RAS} . Column address (AY0 – AY8) is determined by A0 – A8 level at the falling edge of \overline{CAS} . In transfer cycles, row address is the address on the word line which transfers data with SAM data register, and column address is the SAM start address after transfer.

\overline{WE} (input pin): \overline{WE} pin has two functions at the falling edge of \overline{RAS} and after. When \overline{WE} is low at the falling edge of \overline{RAS} , the HM538253 turns to mask write mode. According to the I/O level at the time, write on each I/O can be masked. (\overline{WE} level at the falling edge of \overline{RAS} is don't care in read cycle.) When \overline{WE} is high at the falling edge of \overline{RAS} , a no mask write cycle is executed. After that, \overline{WE} switch read/write cycles. In a transfer cycle, the direction of transfer is determined by \overline{WE} level at the falling edge of \overline{RAS} . When \overline{WE} is low, data is transferred from SAM to RAM (data is written into RAM), and when \overline{WE} is high, data is transferred from RAM to SAM (data is read from RAM).

I/O0 – I/O7 (input/output pins): I/O pins function as mask data at the falling edge of \overline{RAS} (in mask write mode). Data is written only to high I/O pins. Data on low I/O pins are masked and internal data are retained. After that, they function as input/output pins as those of a standard DRAM. In block write cycle, they function as address mask data at the falling edges of \overline{CAS} and \overline{WE} .

$\overline{DT}/\overline{OE}$ (input pin): $\overline{DT}/\overline{OE}$ pin functions as \overline{DT} (data transfer) pin at the falling edge of \overline{RAS} and as \overline{OE} (output enable) pin after that. When \overline{DT} is low at the falling edge of \overline{RAS} , this cycle becomes a transfer cycle. When \overline{DT} is high at the falling edge of \overline{RAS} , RAM and SAM operate independently.

SC (input pin): SC is a basic SAM clock. In a serial read cycle, data outputs from an SI/O pin synchronously with the rising edge of SC. In a serial write cycle, data on an SI/O pin at the rising edge of SC is fetched into the SAM data register.

\overline{SE} (input pin): \overline{SE} pin activates SAM. When \overline{SE} is high, SI/O is in the high impedance state in serial read cycle and data on SI/O is not fetched into the SAM data register in serial write cycle. \overline{SE} can be used as a mask for serial write because internal pointer is incremented at the rising edge of SC.

SI/O0 – SI/O7 (input/output pins): SI/Os are input/output pins in SAM. Direction of input/output is determined by the previous transfer cycle. When it was a read transfer cycle, SI/O outputs data. When it was a masked write transfer cycle or write transfer cycle, SI/O inputs data.

DSF1 (input pin): DSF1 is a special function data input flag pin. It is set to high at the falling edge of \overline{RAS} when new functions such as color register and mask register read/write, split transfer, and flash write, are used.

DSF2 (input pin): DSF2 is also a special function data input flag pin. This pin is fixed to low level in all operations of the HM538253.

QSF (output pin): QSF outputs data of address A8 in SAM. QSF is switched from low to high by accessing address 255 in SAM and from high to low by accessing 511 address in SAM.

Operation of HM538253

RAM Port Operation

RAM Read Cycle ($\overline{DT}/\overline{OE}$ high, \overline{CAS} high and $DSF1$ low at the falling edge of \overline{RAS} , $DSF1$ low at the falling edge of \overline{CAS})

Row address is entered at the \overline{RAS} falling edge and column address at the \overline{CAS} falling edge to the device as in standard DRAM. Then, when \overline{WE} is high and $\overline{DT}/\overline{OE}$ is low while \overline{CAS} is low, the selected address data outputs through I/O pin. At the falling edge of \overline{RAS} , $\overline{DT}/\overline{OE}$ and \overline{CAS} become high to distinguish RAM read cycle from transfer cycle and CBR refresh cycle. Address access time (t_{AA}) and \overline{RAS} to column address delay time (t_{RAD}) specifications are added to enable high-speed page mode.

RAM Write Cycle (Early Write, Delayed Write, Read-Modify-Write)
($\overline{DT}/\overline{OE}$ high, \overline{CAS} high and $DSF1$ low at the falling edge of \overline{RAS} , $DSF1$ low at the falling edge of \overline{CAS})

- No Mask Write Cycle (\overline{WE} high at the falling edge of \overline{RAS})

When \overline{CAS} is set low and \overline{WE} is set low after \overline{RAS} low, a write cycle is executed.

If \overline{WE} is set low before the \overline{CAS} falling edge, this cycle becomes an early write cycle and all I/O become in high impedance.

If \overline{WE} is set low after the \overline{CAS} falling edge, this cycle becomes a delayed write cycle. I/O does not become high impedance in this cycle, so data should be entered with \overline{OE} in high.

- Mask Write Mode (\overline{WE} low at the falling edge of \overline{RAS})

If \overline{WE} is set low at the falling edge of \overline{RAS} , two modes of mask write cycle are capable.

1. In new mask mode, mask data is loaded and used. Whether or not an I/O is written depends on I/O level at the falling edge of \overline{RAS} . The data is written in high level I/Os, and the data is masked and retained in low level I/Os. This mask data is effective during the \overline{RAS} cycle. So, in page mode cycles the mask data is retained during the page access.
2. If a load mask register cycle (LMR) has been performed, the mask data is not loaded from I/O pins and the mask data stored in mask registers persistently are used. This operation is known as persistent write mask, set by LMR cycle and reset by CBRR cycle.

High-Speed Page Mode Cycle ($\overline{DT}/\overline{OE}$ high, \overline{CAS} high and $DSF1$ low at the falling edge of \overline{RAS})

High-speed page mode cycle reads/writes the data of the same row address at high speed by toggling \overline{CAS} while \overline{RAS} is low. Its cycle time is one third of the random read/write cycle. In this cycle, read, write, and block write cycles can be mixed. Note that address access time (t_{AA}), \overline{RAS} to column address delay time (t_{RAD}), and access time from \overline{CAS} precharge (t_{ACP}) are added. In one \overline{RAS} cycle, 512-word memory cells of the same row address can be accessed. It is necessary to specify access frequency within t_{RASP} max (100 μ s).

Color Register Set/Read Cycle ($\overline{\text{CAS}}$ high, $\overline{\text{DT/OE}}$ high, $\overline{\text{WE}}$ high and DSF1 high at the falling edge of $\overline{\text{RAS}}$)

In color register set cycle, color data is set to the internal color register used in flash write cycle or block write cycle. 8 bits of internal color register are provided at each I/O. This register is composed of static circuits, so once it is set, it retains the data until reset. Since color register set cycle is just as same as the usual read and write cycle, read, early write and delayed write cycle can be executed. In this cycle, the HM538253 refreshes the row address fetched at the falling edge of $\overline{\text{RAS}}$.

Mask Register Set/Read Cycle ($\overline{\text{CAS}}$ high, $\overline{\text{DT/OE}}$ high, $\overline{\text{WE}}$ high, and DSF1 high at the falling edge of $\overline{\text{RAS}}$)

In mask register set cycle, mask data is set to the internal mask register used in mask write cycle, block write cycle, flash write cycle, masked write transfer, and masked split write transfer. 8 bits of internal mask register are provided at each I/O. This mask register is composed of static circuits, so once it is set, it retains the data until reset. Since mask register set cycle is just as same as the usual read and write cycle, read, early write and delayed write cycle can be executed.

Flash Write Cycle ($\overline{\text{CAS}}$ high, $\overline{\text{DT/OE}}$ high, $\overline{\text{WE}}$ low, and DSF1 high at the falling edge of $\overline{\text{RAS}}$)

In a flash write cycle, a row of data (512 word x 8 bit) is cleared to 0 or 1 at each I/O according to the data of color register mentioned before. It is also necessary to mask I/O in this cycle. When $\overline{\text{CAS}}$ and $\overline{\text{DT/OE}}$ is set high, $\overline{\text{WE}}$ is low, and DSF1 is high at the falling edge of $\overline{\text{RAS}}$, this cycle starts. Then, the row address to clear is given to row address. Mask data is as same as that of a RAM write cycle. Cycle time is the same as those of RAM read/write cycles, so all bits can be cleared in 1/512 of the usual cycle time. (See figure 1.)




Figure 1 Use of Flash Write

Block Write cycle (\overline{CAS} high, $\overline{DT/OE}$ high and DSF1 low at the falling edge of \overline{RAS} , DSF1 high and \overline{WE} low at the falling edge of \overline{CAS})


In a block write cycle, 4 columns of data (4 word x 8 bit) is cleared to 0 or 1 at each I/O according to the data of color register. Column addresses A0 and A1 are disregarded. The data on I/Os and addresses can be masked. I/O level at the falling edge of \overline{CAS} determines the address to be cleared. (See Figure 2.) Block write cycle is as the same as the usual write cycle, so early and delayed write, read-modify-write, and page mode write cycle can be executed.

- No mask Mode Block Write Cycle (\overline{WE} high at the falling edge of \overline{RAS})

The data on 8 I/Os are all cleared when \overline{WE} is high at the falling edge of \overline{RAS} .

- Mask Block Write Cycle (\overline{WE} low at the falling edge of \overline{RAS})

When \overline{WE} is low at the falling edge of \overline{RAS} , the HM538253 starts mask block write mode to clear the data on an optional I/O. The mask data is the same as that of a RAM write cycle.



Transfer Operation

The HM538253 provides the read transfer cycle, split read transfer cycle, masked write transfer cycle and masked split write transfer cycle as data transfer cycles. These transfer cycles are set by driving \overline{CAS} high and $\overline{DT}/\overline{OE}$ low at the falling edge of \overline{RAS} . They have following functions:

- (1) Transfer data between row address and SAM data register
 Read transfer cycle and split read transfer cycle: RAM to SAM
 Masked write transfer cycle and masked split write transfer cycle: SAM to RAM
- (2) Determine S/I/O state
 Read transfer cycle: S/I/O output
 Masked write transfer cycle: S/I/O input
- (3) Determine first SAM address to access after transferring at column address (SAM start address).
 SAM start address must be determined by read transfer cycle or masked write transfer cycle (split transfer cycle isn't available) before SAM access, after power on, and determined for each transfer cycle.
- (4) Use the stopping columns (boundaries) in the serial shift register. If the stopping columns have been set, split transfer cycles use the stopping columns, but any boundaries cannot be set as the start address.
- (5) Load/use mask data in masked write transfer cycle and masked split write transfer cycle.

Read Transfer Cycle (\overline{CAS} high, $\overline{DT}/\overline{OE}$ low, \overline{WE} high and DSF1 low at the falling edge of \overline{RAS})

This cycle becomes read transfer cycle by driving $\overline{DT}/\overline{OE}$ low, \overline{WE} high and DSF1 low at the falling edge of \overline{RAS} . The row address data (512 x 8 bits) determined by this cycle is transferred to SAM data register synchronously at the rising edge of $\overline{DT}/\overline{OE}$. After the rising edge of $\overline{DT}/\overline{OE}$, the new address data outputs from SAM start address determined by column address. In read transfer cycle, $\overline{DT}/\overline{OE}$ must be risen to transfer data from RAM to SAM.

This cycle can access SAM even during transfer (real time read transfer). In this case, the timing t_{SDD} (min) specified between the last SAM access before transfer and $\overline{DT}/\overline{OE}$ rising edge and t_{SDH} (min) specified between the first SAM access and $\overline{DT}/\overline{OE}$ rising edge must be satisfied. (See figure 3.)

When read transfer cycle is executed, S/I/O becomes output state by first SAM access. Input must be set high impedance before t_{SZS} (min) of the first SAM access to avoid data contention.




Figure 3 Real Time Read Transfer

Masked Write Transfer cycle (\overline{CAS} high, $\overline{DT}/\overline{OE}$ low, \overline{WE} low, and DSF1 low at the falling edge of \overline{RAS})

Masked write transfer cycle can transfer only selected I/O data in a row of data input by serial write cycle to RAM. Whether one I/O data is transferred or not depends on the corresponding I/O level (mask data) at the falling edge of \overline{RAS} . This mask transfer operation is the same as a mask write operation in RAM cycles, so the persistent mode can be supported. The row address of data transferred into RAM is determined by the address at the falling edge of \overline{RAS} . The column address is specified as the first address for serial write after terminating this cycle. Also in this cycle, SAM access becomes enabled after t_{SRD} (min) after \overline{RAS} becomes high. SAM access is inhibited during \overline{RAS} low. In this period, SC must not be risen. Data transferred to SAM by read transfer cycle or split read transfer cycle can be written to other addresses of RAM by write transfer cycle. However, the address to write data must be the same as that of the read transfer cycle or the split read transfer cycle (row address AX8).

Split Read Transfer Cycle (\overline{CAS} high, $\overline{DT}/\overline{OE}$ low, \overline{WE} high and DSF1 high at the falling edge of \overline{RAS})

To execute a continuous serial read by real time read transfer, the HM538253 must satisfy SC and $\overline{DT}/\overline{OE}$ timings and requires an external circuit to detect SAM last address. Split read transfer cycle makes it possible to execute a continuous serial read without the above timing limitation. The HM538253 supports two types of split register operation. One is the normal split register operation to split the data register into two halves. The other is the boundary split register operation using stopping columns described later.

Figure-4 shows the block diagram for the normal split register operation. SAM data register (DR) consists of 2 split buffers, whose organizations are 256-word x 8-bit each. Let us suppose that data is read from upper data register DR1 (The row address AX8 is 0 and SAM address A8 is 1.). When split read transfer is executed setting row address AX8 0 and SAM start addresses A0 to A7, 256-word x 8-bit data are transferred from RAM to the lower data register DR0 (SAM address A8 is 0) automatically. After data are read from data register DR1, data start to be read from SAM start addresses of data register DR0. If the next split read transfer isn't executed while data are read from data register DR0, data start to be read from SAM start address 0 of DR1 after data are read from data register DR0. If split read transfer is executed setting row address AX8 1 and SAM start addresses A0 to A7 while data are read from data register DR1, 256-word x 8-bit data are transferred to data register DR2. After data are read from data register DR1, data start to be read from SAM start addresses of data register DR2. If the next split read transfer isn't executed while data is read from data register DR2, data start to be read from SAM start address 0 of data register DR1 after data are read from data register DR2. In split read data transfer, the SAM start address A8 is automatically set in the data register which isn't used.

The data on SAM address A8, which will be accessed next, outputs to QSF, QSF is switched from low to high by accessing SAM last address 255 and from high to low by accessing address 511.

Split read transfer cycle is set when \overline{CAS} is high, $\overline{DT}/\overline{OE}$ is low, \overline{WE} is high and DSF1 is high at the falling edge of \overline{RAS} . The cycle can be executed asynchronously with SC. However, HM538253 must be satisfied t_{STS} (min) timing specified between SC rising (Boundary address) and \overline{RAS} falling. In split transfer cycle, the HM538253 must satisfy t_{RST} (min), t_{CST} (min) and t_{AST} (min) timings specified between \overline{RAS} or \overline{CAS} falling and column address. (See figure 5.)

In split read transfer, S/I/O isn't switched to output state. Therefore, read transfer must be executed to switch S/I/O to output state when the previous transfer cycle is masked write transfer cycle or masked split write transfer cycle.




Figure 4 Block Diagram for Split Transfer




Figure 5 Limitation in Split Transfer

Masked Split Write Transfer Cycle ($\overline{\text{CAS}}$ high, $\overline{\text{DT/OE}}$ low, $\overline{\text{WE}}$ low and DSF1 high at the falling edge of $\overline{\text{RAS}}$)

A continuous serial write cannot be executed because accessing SAM is inhibited during $\overline{\text{RAS}}$ low in write transfer. Masked split write transfer cycle makes it possible. In this cycle, t_{STS} (min), t_{RST} (min), t_{CST} (min) and t_{AST} (min) timings must be satisfied like split read transfer cycle. And it is impossible to switch SI/O to input state in this cycle. If SI/O is in output state, masked write transfer cycle should be executed to switch SI/O into input state. Data transferred to SAM by read transfer cycle or split read transfer cycle can be written to other addresses of RAM by split write transfer cycle. However, in this split write transfer cycle, the MSB of row address (AX8) to write data must be the same as that of the read transfer cycle or the split read transfer cycle. In this cycle, the boundary split register operation using stopping columns is capable like split read transfer cycle.

Stopping Column in Split Transfer Cycle

The HM538253 has the boundary split register operation using stopping columns. If a CBRS cycle has been performed, split transfer cycle performs the boundary operation. Figure 6 shows an example of boundary split register. (Boundary code is B7.)

First of all a read data transfer cycle is executed, and SAM start addresses A0 to A8 are set. The RAM data are transferred to the lower SAM, and SAM serial read starts from the start address (Y1) on the lower SAM. After that, a split read transfer cycle is executed, and the next start address (Y2) is set. The RAM data are transferred to the upper SAM. When the serial read arrive at the first boundary after the split read transfer cycle, the next read jumps to the start address (Y2) on the upper SAM (jump 1) and continues. Then the second split read transfer cycle is executed, and another start address (Y3) is set. The RAM data are transferred to the lower SAM. When the serial read arrive at the other boundary again, the next read jumps to the start address (Y3) on the lower SAM. In stopping column, split transfer is needed for jump operation between lower SAM and upper SAM.




Figure 6 Example of Boundary Split Register

Stopping Column Set Cycle (CBRS)

This cycle becomes stopping column set cycle by driving $\overline{\text{CAS}}$ low, $\overline{\text{WE}}$ low, DSF1 high at the falling edge of $\overline{\text{RAS}}$. Stopping column data (boundaries) are latched from address inputs on the falling edge of $\overline{\text{RAS}}$. To determine the boundary, A2 to A7 can be used and don't care A0, A1, and A8. In the HM538253, 7 types of boundary (B2 to B8) can be set including the default case. (See stopping column boundary table.) If A2 to A6 are set to high and A7 is set to low, the boundaries (B7) are selected. Figure 6 shows the example. Once a CBRS is executed, the stopping column operation mode continues until CBRR.

Stopping Column Boundary Table

Boundary code	Column size	Stop Address					
		A2	A3	A4	A5	A6	A7
B2	4	0	*	*	*	*	*
B3	8	1	0	*	*	*	*
B4	16	1	1	0	*	*	*
B5	32	1	1	1	0	*	*
B6	64	1	1	1	1	0	*
B7	128	1	1	1	1	1	0
B8	256	1	1	1	1	1	1

Notes: 1.A0, A1, and A8: don't care
2.*: don't care

Register Reset Cycle (CBRR)

This cycle becomes register reset cycle (CBRR) by driving $\overline{\text{CAS}}$ low, $\overline{\text{WE}}$ high, and DSF1 low at the falling edge of $\overline{\text{RAS}}$. A CBRR can reset the persistent mask operation and stopping column operation, so the HM538253 becomes the new mask operation and boundary code B8. When a CBRR is executed for stopping column operation reset, it needs to satisfy t_{STS} (min) and t_{RST} (min) between $\overline{\text{RAS}}$ falling and SC rising.

SAM Port Operation

Serial Read Cycle

SAM port is in read mode when the previous data transfer cycle is read transfer cycle. Access is synchronized with \overline{SC} rising, and SAM data is output from S/I/O. When \overline{SE} is set high, S/I/O becomes high impedance, and the internal pointer is incremented by the \overline{SC} rising. After indicating the last address (address 511), the internal pointer indicates address 0 at the next access.

Serial Write Cycle

If previous data transfer cycle is masked write transfer cycle or write transfer cycle, SAM port goes into write mode. In this cycle, S/I/O data is fetched into data register at the \overline{SC} rising edge like in the serial read cycle. If \overline{SE} is high, S/I/O data isn't fetched into data register. Internal pointer is incremented by the \overline{SC} rising, so \overline{SE} high can be used as mask data for SAM. After indicating the last address (address 511), the internal pointer indicates address 0 at the next access.

Refresh

RAM Refresh

RAM, which is composed of dynamic circuits, requires refresh to retain data. Refresh is executed by accessing all 512 row addresses within 8 ms. There are three refresh cycles: (1) \overline{RAS} -only refresh cycle, (2) \overline{CAS} -before- \overline{RAS} (CBRN, CBRS, and CBRR) refresh cycle, and (3) Hidden refresh cycle. Besides them, the cycles which activate \overline{RAS} such as read/write cycles or transfer cycles can refresh the row address. Therefore, no refresh cycle is required when all row addresses are accessed within 8 ms.

(1) \overline{RAS} -Only Refresh Cycle: \overline{RAS} -only refresh cycle is executed by activating only \overline{RAS} cycle with \overline{CAS} fixed to high after inputting the row address (= refresh address) from external circuits. To distinguish this cycle from data transfer cycle, $\overline{DT/OE}$ must be high at the falling edge of \overline{RAS} .

(2) CBR Refresh Cycle: CBR refresh cycle (CBRN, CBRS and CBRR) are set by activating \overline{CAS} before \overline{RAS} . In this cycle, refresh address need not to be input through external circuits because it is input through an internal refresh counter. In this cycle, output is in high impedance and power dissipation is lowered because \overline{CAS} circuits don't operate.

(3) Hidden Refresh Cycle: Hidden refresh cycle executes CBR refresh with the data output by reactivating \overline{RAS} when $\overline{DT/OE}$ and \overline{CAS} keep low in normal RAM read cycles.

SAM Refresh

SAM parts (data register, shift register and selector), organized as fully static circuitry, require no refresh.

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Voltage on any pin relative to V_{SS}	V_T	-1.0 to +7.0	V
Supply voltage relative to V_{SS}	V_{CC}	-0.5 to +7.0	V
Short circuit output current	I_{out}	50	mA
Power dissipation	P_T	1.0	W
Operating temperature	T_{opr}	0 to +70	°C
Storage temperature	T_{stg}	-55 to +125	°C

Recommended DC Operating Conditions ($T_a = 0$ to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Supply voltage	V_{CC}	4.5	5.0	5.5	V	1
Input high voltage	V_{IH}	2.4	—	6.5	V	1
Input low voltage	V_{IL}	-0.5 ²	—	0.8	V	1

Notes: 1. All voltage referenced to V_{SS}
 2. -3.0 V for pulse width ≤ 10 ns.

DC Characteristics (Ta = 0 to +70°C, V_{CC} = 5 V ± 10%, V_{SS} = 0 V)

		HM538253							
		-7		-8		-10			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test conditions
Operating current	I _{CC1}	—	120	—	105	—	90	mA	RAS, CAS cycling SC = V _{IL} , SE = V _{IH}
	I _{CC7}	—	190	—	160	—	140	mA	t _{RC} = min SE = V _{IL} , SC cycling, t _{SCC} = min
Standby current	I _{CC2}	—	7	—	7	—	7	mA	RAS, CAS = V _{IH} SC = V _{IL} , SE = V _{IH}
	I _{CC8}	—	85	—	70	—	70	mA	SE = V _{IL} , SC cycling, t _{SCC} = min
RAS-only refresh current	I _{CC3}	—	120	—	105	—	90	mA	RAS cycling CAS = V _{IH} SC = V _{IL} , SE = V _{IH}
	I _{CC9}	—	190	—	160	—	140	mA	t _{RC} = min SE = V _{IL} , SC cycling, t _{SCC} = min
Page mode current	I _{CC4}	—	130	—	115	—	100	mA	CAS cycling RAS = V _{IL} SC = V _{IL} , SE = V _{IH}
	I _{CC10}	—	200	—	170	—	150	mA	t _{PC} = min SE = V _{IL} , SC cycling, t _{SCC} = min
CAS-before-RAS refresh current	I _{CC5}	—	95	—	85	—	70	mA	RAS cycling t _{RC} = min SC = V _{IL} , SE = V _{IH}
	I _{CC11}	—	165	—	140	—	120	mA	SE = V _{IL} , SC cycling, t _{SCC} = min
Data transfer current	I _{CC6}	—	130	—	115	—	100	mA	RAS, CAS cycling SC = V _{IL} , SE = V _{IH}
	I _{CC12}	—	200	—	170	—	150	mA	t _{RC} = min SE = V _{IL} , SC cycling, t _{SCC} = min
Input leakage current	I _{LI}	-10	10	-10	10	-10	10	μA	
Output leakage current	I _{LO}	-10	10	-10	10	-10	10	μA	
Output high voltage	V _{OH}	2.4	—	2.4	—	2.4	—	V	I _{OH} = -1 mA
Output low voltage	V _{OL}	—	0.4	—	0.4	—	0.4	V	I _{OL} = 2.1 mA

- Notes: 1. I_{CC} depends on output load condition when the device is selected. I_{CC} max is specified at the output open condition.
 2. Address can be changed once while RAS is low and CAS is high.

Capacitance ($T_a = 25^\circ\text{C}$, $V_{CC} = 5\text{ V} \pm 10\%$, $f = 1\text{ MHz}$, Bias: Clock, I/O = V_{CC} , address = V_{SS})

Parameter	Symbol	Typ	Max	Unit	Note
Input capacitance (Address)	C_{I1}	—	5	pF	1
Input capacitance (Clocks)	C_{I2}	—	5	pF	1
Output capacitance (I/O, SVO, QSF)	$C_{I/O}$	—	7	pF	1

Notes: 1. This parameter is sampled and not 100% tested.

AC Characteristics ($T_a = 0\text{ to }+70^\circ\text{C}$, $V_{CC} = 5\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$) *1, *16

Test Conditions

- Input rise and fall times: 5 ns
- Input pulse levels: V_{SS} to 3.0 V
- Input timing reference levels: 0.8 V, 2.4 V
- Output timing reference levels: 0.8 V, 2.0 V
- Output load: RAM 1TTL + CL (50 pF)
SAM, QSF 1TTL + CL (30 pF)
(Including scope and jig)

Common Parameter

Parameter	Symbol	HM538253						Unit	Notes
		-7		-8		-10			
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t_{RC}	130	—	150	—	180	—	ns	
RAS precharge time	t_{RP}	50	—	60	—	70	—	ns	
RAS pulse width	t_{RAS}	70	10000	80	10000	100	10000	ns	
CAS pulse width	t_{CAS}	20	—	20	—	25	—	ns	
Row address setup time	t_{ASR}	0	—	0	—	0	—	ns	
Row address hold time	t_{RAH}	10	—	10	—	10	—	ns	
Column address setup time	t_{ASC}	0	—	0	—	0	—	ns	
Column address hold time	t_{CAH}	12	—	15	—	15	—	ns	
RAS to CAS delay time	t_{RCD}	20	50	20	60	20	75	ns	2
RAS hold time referenced to CAS	t_{RSH}	20	—	20	—	25	—	ns	

Common Parameter (cont)

Parameter	Symbol	HM538253						Unit	Notes
		-7		-8		-10			
		Min	Max	Min	Max	Min	Max		
CAS hold time referenced to RAS	t_{CSH}	70	—	80	—	100	—	ns	
CAS to RAS precharge time	t_{CRP}	10	—	10	—	10	—	ns	
Transition time (rise to fall)	t_T	3	50	3	50	3	50	ns	3
Refresh period	t_{REF}	—	8	—	8	—	8	ms	
DT to RAS setup time	t_{DTS}	0	—	0	—	0	—	ns	
DT to RAS hold time	t_{DTH}	10	—	10	—	10	—	ns	
DSF1 to RAS setup time	t_{FSR}	0	—	0	—	0	—	ns	
DSF1 to RAS hold time	t_{RFH}	10	—	10	—	10	—	ns	
DSF1 to CAS setup time	t_{FSC}	0	—	0	—	0	—	ns	
DSF1 to CAS hold time	t_{CFH}	12	—	15	—	15	—	ns	
Data-in to CAS delay time	t_{DZC}	0	—	0	—	0	—	ns	4
Data-in to OE delay time	t_{DZO}	0	—	0	—	0	—	ns	4
Output buffer turn-off delay referenced to CAS	t_{OFF1}	—	20	—	20	—	20	ns	5
Output buffer turn-off delay referenced to OE	t_{OFF2}	—	15	—	20	—	20	ns	5

Read Cycle (RAM), Page Mode Read Cycle

Parameter	Symbol	HM538253						Unit	Notes
		-7		-8		-10			
		Min	Max	Min	Max	Min	Max		
Access time from $\overline{\text{RAS}}$	t_{RAC}	—	70	—	80	—	100	ns	6, 7
Access time from $\overline{\text{CAS}}$	t_{CAC}	—	20	—	20	—	25	ns	7, 8
Access time from $\overline{\text{OE}}$	t_{OAC}	—	20	—	20	—	25	ns	7
Address access time	t_{AA}	—	35	—	40	—	45	ns	7, 9
Read command setup time	t_{RCS}	0	—	0	—	0	—	ns	
Read command hold time	t_{RCH}	0	—	0	—	0	—	ns	10
Read command hold time referenced to $\overline{\text{RAS}}$	t_{RRH}	10	—	10	—	10	—	ns	10
$\overline{\text{RAS}}$ to column address delay time	t_{RAD}	15	35	15	40	15	55	ns	2
Column address to $\overline{\text{RAS}}$ lead time	t_{RAL}	35	—	40	—	45	—	ns	
Column address to $\overline{\text{CAS}}$ lead time	t_{CAL}	35	—	40	—	45	—	ns	
Page mode cycle time	t_{PC}	45	—	50	—	55	—	ns	
$\overline{\text{CAS}}$ precharge time	t_{CP}	7	—	10	—	10	—	ns	
Access time from $\overline{\text{CAS}}$ precharge	t_{ACP}	—	40	—	45	—	50	ns	
Page mode $\overline{\text{RAS}}$ pulse width	t_{RASP}	70	100000	80	100000	100	100000	ns	

Write Cycle (RAM), Page Mode Write Cycle, Color Register Set Cycle

Parameter	Symbol	HM538253						Unit	Notes
		-7		-8		-10			
		Min	Max	Min	Max	Min	Max		
Write command setup time	t_{WCS}	0	—	0	—	0	—	ns	11
Write command hold time	t_{WCH}	12	—	15	—	15	—	ns	
Write command pulse width	t_{WP}	15	—	15	—	15	—	ns	
Write command to RAS lead time	t_{RWL}	20	—	20	—	20	—	ns	
Write command to CAS lead time	t_{CWL}	20	—	20	—	20	—	ns	
Data-in setup time	t_{DS}	0	—	0	—	0	—	ns	12
Data-in hold time	t_{DH}	12	—	15	—	15	—	ns	12
WE to RAS setup time	t_{WS}	0	—	0	—	0	—	ns	
WE to RAS hold time	t_{WH}	10	—	10	—	10	—	ns	
Mask data to RAS setup time	t_{MS}	0	—	0	—	0	—	ns	
Mask data to RAS hold time	t_{MH}	10	—	10	—	10	—	ns	
OE hold time referenced to WE	t_{OEH}	15	—	20	—	20	—	ns	
Page mode cycle time	t_{PC}	45	—	50	—	55	—	ns	
CAS precharge time	t_{CP}	7	—	10	—	10	—	ns	
CAS to data-in delay time	t_{CDD}	20	—	20	—	20	—	ns	13
Page mode RAS pulse width	t_{RASP}	70	100000	80	100000	100	100000	ns	

Read-Modify-Write Cycle

Parameter	Symbol	HM538253						Unit	Notes
		-7		-8		-10			
		Min	Max	Min	Max	Min	Max		
Read-modify-write cycle time	t_{RWC}	180	—	200	—	230	—	ns	
RAS pulse width (read-modify-write cycle)	t_{RWS}	120	10000	130	10000	150	10000	ns	
CAS to WE delay time	t_{CWD}	45	—	45	—	50	—	ns	14
Column address to WE delay time	t_{AWD}	60	—	65	—	70	—	ns	14
OE to data-in delay time	t_{ODD}	20	—	20	—	20	—	ns	12
Access time from RAS	t_{RAC}	—	70	—	80	—	100	ns	6, 7
Access time from CAS	t_{CAC}	—	20	—	20	—	25	ns	7, 8
Access time from OE	t_{OAC}	—	20	—	20	—	25	ns	7
Address access time	t_{AA}	—	35	—	40	—	45	ns	7, 9
RAS to column address delay time	t_{RAD}	15	35	15	40	15	55	ns	
Read command setup time	t_{RCS}	0	—	0	—	0	—	ns	
Write command to RAS lead time	t_{RWL}	20	—	20	—	20	—	ns	
Write command to CAS lead time	t_{CWL}	20	—	20	—	20	—	ns	
Write command pulse width	t_{WP}	15	—	15	—	15	—	ns	
Data-in setup time	t_{DS}	0	—	0	—	0	—	ns	12
Data-in hold time	t_{DH}	12	—	15	—	15	—	ns	12
OE hold time referenced to WE	t_{OEH}	15	—	20	—	20	—	ns	

Refresh Cycle

		HM538253							
		-7		-8		-10			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
CAS setup time (CAS-before-RAS refresh)	t _{CSR}	10	—	10	—	10	—	ns	
CAS hold time (CAS-before-RAS refresh)	t _{CHR}	10	—	10	—	10	—	ns	
RAS precharge to CAS hold time	t _{RPC}	10	—	10	—	10	—	ns	

Flash Write Cycle, Block Write Cycle, and Register Read Cycle

		HM538253							
		-7		-8		-10			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
CAS to data-in delay time	t _{CDD}	20	—	20	—	20	—	ns	13
OE to data-in delay time	t _{ODD}	15	—	20	—	20	—	ns	13

CBR Refresh with Register Reset

		HM538253							
		-7		-8		-10			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Split transfer setup time	t _{STS}	20	—	20	—	25	—	ns	
Split transfer hold time referenced to RAS	t _{RST}	70	—	80	—	100	—	ns	

Read Transfer Cycle

Parameter	Symbol	HM538253						Unit	Notes
		-7		-8		-10			
		Min	Max	Min	Max	Min	Max		
DT hold time referenced to RAS	t _{RDH}	60	10000	65	10000	80	10000	ns	
DT hold time referenced to CAS	t _{CDH}	20	—	20	—	25	—	ns	
DT hold time referenced to column address	t _{ADH}	25	—	30	—	30	—	ns	
DT precharge time	t _{DTP}	20	—	20	—	30	—	ns	
DT to RAS delay time	t _{DRD}	60	—	70	—	80	—	ns	
SC to RAS setup time	t _{SRS}	25	—	30	—	30	—	ns	
1st SC to RAS hold time	t _{SRH}	70	—	80	—	100	—	ns	
1st SC to CAS hold time	t _{SCH}	25	—	25	—	25	—	ns	
1st SC to column address hold time	t _{SAH}	40	—	45	—	50	—	ns	
Last SC to DT delay time	t _{SDD}	5	—	5	—	5	—	ns	
1st SC to DT hold time	t _{SDH}	10	—	15	—	15	—	ns	
DT to QSF delay time	t _{DQD}	—	30	—	35	—	35	ns	15
QSF hold time referenced to DT	t _{DQH}	5	—	5	—	5	—	ns	
Serial data-in to 1st SC delay time	t _{SZS}	0	—	0	—	0	—	ns	
Serial clock cycle time	t _{SCC}	25	—	30	—	30	—	ns	
SC pulse width	t _{SC}	5	—	10	—	10	—	ns	
SC precharge time	t _{SCP}	10	—	10	—	10	—	ns	
SC access time	t _{SCA}	—	22	—	25	—	25	ns	15
Serial data-out hold time	t _{SOH}	5	—	5	—	5	—	ns	
Serial data-in setup time	t _{SIS}	0	—	0	—	0	—	ns	
Serial data-in hold time	t _{SIH}	15	—	15	—	15	—	ns	
RAS to column address delay time	t _{RAD}	15	35	15	40	15	55	ns	
Column address to RAS lead time	t _{RAL}	35	—	40	—	45	—	ns	

Read Transfer Cycle (cont)

Parameter	Symbol	HM538253						Unit	Notes
		-7		-8		-10			
		Min	Max	Min	Max	Min	Max		
RAS to QSF delay time	t _{RQD}	—	70	—	75	—	85	ns	15
CAS to QSF delay time	t _{CQD}	—	35	—	35	—	35	ns	15
QSF hold time referenced to RAS	t _{RQH}	20	—	20	—	25	—	ns	
QSF hold time referenced to CAS	t _{CQH}	5	—	5	—	5	—	ns	

Masked Write Transfer Cycle

Parameter	Symbol	HM538253						Unit	Notes
		-7		-8		-10			
		Min	Max	Min	Max	Min	Max		
SC setup time referenced to RAS	t _{SRS}	25	—	30	—	30	—	ns	
RAS to SC delay time	t _{SRD}	20	—	25	—	25	—	ns	
Serial output buffer turn-off time referenced to RAS	t _{SRZ}	10	40	10	45	10	50	ns	
RAS to serial data-in delay time	t _{SID}	40	—	45	—	50	—	ns	
RAS to QSF delay time	t _{RQD}	—	70	—	75	—	85	ns	15
CAS to QSF delay time	t _{CQD}	—	35	—	35	—	35	ns	15
QSF hold time referenced to RAS	t _{ROH}	20	—	20	—	25	—	ns	
QSF hold time referenced to CAS	t _{CQH}	5	—	5	—	5	—	ns	
Serial clock cycle time	t _{SCC}	25	—	30	—	30	—	ns	
SC pulse width	t _{SC}	5	—	10	—	10	—	ns	
SC precharge time	t _{SCP}	10	—	10	—	10	—	ns	
SC access time	t _{SCA}	—	22	—	25	—	25	ns	15
Serial data-out hold time	t _{SOH}	5	—	5	—	5	—	ns	
Serial data-in setup time	t _{SIS}	0	—	0	—	0	—	ns	
Serial data-in hold time	t _{SIH}	15	—	15	—	15	—	ns	

Split Read Transfer Cycle, Masked Split Write Transfer Cycle


Parameter	Symbol	HM538253						Unit	Notes
		-7		-8		-10			
		Min	Max	Min	Max	Min	Max		
Split transfer setup time	t _{STS}	20	—	20	—	25	—	ns	
Split transfer hold time referenced to RAS	t _{RST}	70	—	80	—	100	—	ns	
Split transfer hold time referenced to CAS	t _{CST}	20	—	20	—	25	—	ns	
Split transfer hold time referenced to column address	t _{AST}	35	—	40	—	45	—	ns	
SC to QSF delay time	t _{SQD}	—	30	—	30	—	30	ns	15
QSF hold time referenced to SC	t _{SQH}	5	—	5	—	5	—	ns	
Serial clock cycle time	t _{SCC}	25	—	30	—	30	—	ns	
SC pulse width	t _{SC}	5	—	10	—	10	—	ns	
SC precharge time	t _{SCP}	10	—	10	—	10	—	ns	
SC access time	t _{SCA}	—	22	—	25	—	25	ns	15
Serial data-out hold time	t _{SOH}	5	—	5	—	5	—	ns	
Serial data-in setup time	t _{SIS}	0	—	0	—	0	—	ns	
Serial data-in hold time	t _{SIH}	15	—	15	—	15	—	ns	
RAS to column address delay time	t _{RAD}	15	35	15	40	15	55	ns	
Column address to RAS lead time	t _{RAL}	35	—	40	—	45	—	ns	

Serial Read Cycle, Serial Write Cycle

Parameter	Symbol	HM538253						Unit	Notes
		-7		-8		-10			
		Min	Max	Min	Max	Min	Max		
Serial clock cycle time	t _{SCC}	25	—	30	—	30	—	ns	
SC pulse width	t _{SC}	5	—	10	—	10	—	ns	
SC precharge width	t _{SCP}	10	—	10	—	10	—	ns	
Access time from SC	t _{SCA}	—	22	—	25	—	25	ns	15
Access time from SE	t _{SEA}	—	20	—	25	—	25	ns	15
Serial data-out hold time	t _{SOH}	5	—	5	—	5	—	ns	
Serial output buffer turn-off time referenced to SE	t _{SHZ}	—	15	—	20	—	20	ns	5,17
SE to serial output in low-Z	t _{SLZ}	0	—	0	—	0	—	ns	5,17
Serial data-in setup time	t _{SIS}	0	—	0	—	0	—	ns	
Serial data-in hold time	t _{SIH}	15	—	15	—	15	—	ns	
Serial write enable setup time	t _{SWS}	0	—	0	—	0	—	ns	
Serial write enable hold time	t _{SWH}	15	—	15	—	15	—	ns	
Serial write disable setup time	t _{SWIS}	0	—	0	—	0	—	ns	
Serial write disable hold time	t _{SWIH}	15	—	15	—	15	—	ns	


- Notes:
1. AC measurements assume $t_T = 5$ ns.
 2. When $t_{RCD} > t_{RCD}(\max)$ and $t_{RAD} > t_{RAD}(\max)$, access time is specified by t_{CAC} or t_{AA} .
 3. $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Transition time t_T is measured between V_{IH} and V_{IL} .
 4. Data input must be floating before output buffer is turned on. In read cycle, read-modify-write cycle and delayed write cycle, either $t_{DZC}(\min)$ or $t_{DZO}(\min)$ must be satisfied.
 5. $t_{OFF1}(\max)$, $t_{OFF2}(\max)$, $t_{SHZ}(\max)$ and $t_{SLZ}(\min)$ are defined as the time at which the output achieves the open circuit condition ($V_{OH} - 100$ mV, $V_{OL} + 100$ mV). This parameter is sampled and not 100% tested.
 6. Assume that $t_{RCD} \leq t_{RCD}(\max)$ and $t_{RAD} \leq t_{RAD}(\max)$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 7. Measured with a load circuit equivalent to 1 TTL loads and 50 pF.
 8. When $t_{RCD} \geq t_{RCD}(\max)$ and $t_{RAD} \leq t_{RAD}(\max)$, access time is specified by t_{CAC} .
 9. When $t_{RCD} \leq t_{RCD}(\max)$ and $t_{RAD} \geq t_{RAD}(\max)$, access time is specified by t_{AA} .
 10. If either t_{RCH} or t_{RRH} is satisfied, operation is guaranteed.
 11. When $t_{WCS} \geq t_{WCS}(\min)$, the cycle is an early write cycle, and I/O pins remain in an open circuit (high impedance) condition.
 12. These parameters are specified by the later falling edge of \overline{CAS} or \overline{WE} .
 13. Either $t_{CDD}(\min)$ or $t_{ODD}(\min)$ must be satisfied because output buffer must be turned off by \overline{CAS} or \overline{OE} prior to applying data to the device when output buffer is on.
 14. When $t_{AWD} \geq t_{AWD}(\min)$ and $t_{CWD} \geq t_{CWD}(\min)$ in read-modify-write cycle, the data of the selected address outputs to an I/O pin and input data is written into the selected address. $t_{ODD}(\min)$ must be satisfied because output buffer must be turned off by \overline{OE} prior to applying data to the device.
 15. Measured with a load circuit equivalent to 1 TTL loads and 30 pF.
 16. After power-up, pause for 100 μ s or more and execute at least 8 initialization cycle (normal memory cycle or refresh cycle), then start operation. Hitachi recommends that 8 initialization cycle is CBRR for internal register reset.
 17. When t_{SHZ} and t_{SLZ} are measured in the same VCC and T_a condition and t_r and t_f of SE are less than 5 ns, $t_{SHZ} \leq t_{SLZ} + 5$ ns.
 18. After power-up, QSF output is High-Z, so 1SC cycle is needed to be Low-Z it.
 19. DSF2 pin is open pin, but Hitachi recommends it is fixed low in all operation for the addition mode in future.

■ Timing Waveforms



▨ : Don't care

Page Mode Read Cycle



Write Cycle

The write cycle state table as shown below is applied to early write, delayed write, page mode write, and read-modify write.

Write Cycle State Table

Menu	Cycle	RAS	CAS	RAS	RAS	CAS
		DSF1	DSF1	WE	I/O	I/O
		W1	W2	W3	W4	W5
RWM	Write mask (new/old) Write DQs to I/Os	0	0	0	Write mask ¹	Valid data
BWM	Write mask (new/old) Block write	0	1	0	Write mask ²	Column mask ²
RW	Normal write (no mask)	0	0	1	Don't care ¹	Valid data
BW	Block write (no mask)	0	1	1	Don't care ²	Column mask ²
LMR	Load write mask resistor	1	0	1	Don't care	Write mask data ³
LCR	Load color resistor	1	1	1	Don't care	Color data

Note 1

WE	Mode	I/O data/RAS
Low	New Mask Mode	Mask
	Persistent Mask Mode	Don't care (mask register used)
High	No mask	Don't care

I/O Mask Data (In new mask mode)

Low: Mask

High: Non Mask

In persistent mask mode, I/O don't care


Note 2: reference Figure 2 use of Block Write

Note 3: I/O Write Mask Data

Low: Mask


High: Non mask


Early Write Cycle



W1 to W5: See Write Cycle State Table for the logic states.


Delayed Write Cycle



 : Don't care


W1 to W5: See Write Cycle State Table for the logic states.

Read-Modify-Write Cycle




W1 to W5: See Write Cycle State Table for the logic states.


• RAS-Only Refresh Cycle




CAS-Before-RAS Refresh Cycle (CBRN)




Hidden Refresh Cycle



$\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Set Cycle (CBRS)




$\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Reset Cycle (CBRR)




Note: 1. B_i , B_j initiate the boundary addresses.


Legend: Shaded area: Don't care

Flash Write Cycle




Read Transfer Cycle-1




 : Don't care

Read Transfer Cycle - 2




Masked Split Write Transfer Cycle




☒ : Don't care

- Notes:
1. Y_m is the SAM start address in before SRWT.
 2. B_i, B_j initiate the boundary address.
 3. I/O Mask Data (In new mask mode)
 Low : Mask
 High : Non Mask
 I/O : Don't care in persistent mask mode.

Serial Read Cycle




Serial Write Cycle



Package Outline

Unit: mm


HM538253J Series (CP-40D)




Package Outline (cont)

Unit: mm

HM538253TT Series (TTP-40DA)



HM538253RR Series (TTP-40DAR)



When using this document, keep the following in mind:

1. This document may, wholly or partially, be subject to change without notice.
2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
6. **MEDICAL APPLICATIONS:** Hitachi's products are not authorized for use in **MEDICAL APPLICATIONS** without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales office when planning to use the products in **MEDICAL APPLICATIONS**.



Hitachi, Ltd.

Semiconductor & Integrated Circuits Div.
 New Marunouchi Bldg., 5-1 Marunouchi 1-chome, Chiyoda-ku, Tokyo, 100, Japan
 Tel: Tokyo (03) 212-1111
 Telex: J22395, J22432, J24491, J26375 (HITACHY)
 Fax: 03-214-3158 Cable: HITACHY TOKYO

For inquiry write to:

SAN FRANCISCO
 Hitachi America, Ltd.
 Semiconductor & IC
 Division
 2000 Sierra Point Parkway
 Brisbane, CA 94005-1819
 U. S. A.

Tel : 415-589-8300
 Fax : 415-583-4207

MUNICH
 Hitachi Europe GmbH
 Electronic Components Division
 Central European Headquarters
 Hans-Pinsel-Straße 10A,
 8013 Haar bei München,
 West Germany
 Tel: 089-4614-0
 Telex: 5-22593 (hkc d)
 Fax: 089-463068

LONDON
 Hitachi Europe Ltd.
 Electronic Components Division
 Northern Europe Headquarters
 21, Upton Road,
 Watford,
 Herts WD17TB, U.K.
 Tel: 0923-246488
 Telecom Gold: 265871 MONREF G
 ATTN 76 (HECO10)
 Telex: 936293 (HITTEC G)
 Fax: 0923-224422

HONG KONG
 Hitachi Electronic Components
 (Asia), Ltd.
 Unit 512-513, 5/F North Tower
 World Finance Centre
 Harbour City, Canton Road, Tsim Sha Tsui
 Kowloon, Hong Kong
 Tel: 3-7219218-9, 7220698-9
 Telex: 40815 (HITBC HK)

Revision Record

Rev.	Date	Contents of Modification	Drawn by	Approved by
0	Apr. 26, 1991	Initial issue	S.Ishikawa	K.Oishi
1	Sep. 27, 1991	<p>Addition of HM538253TT/RR series.</p> <p>Addition of HM538253-7</p> <p>Change of Low Power (Active)</p> <p>RAM: 633 mW (max) → 715 mW (max)</p> <p>SAM: 385 mW (max) → 468 mW (max)</p> <p>Pin Description</p> <p>Addition of No lead</p> <p>Change of stopping column boundary table.</p> <p>Addition of note 17 for AC characteristics.</p> <p>Addition of note for Masked Write Transfer Cycle and Masked Split Transfer Cycle.</p> <p>Pin Arrangement</p> <p>Addition of TSOP</p> <p>Operation of HM538253</p> <p>Change of Mask Resister Set/Read Cycle and DSF1 low → and DSF1 high</p> <p>Figure 1/Figure 2: Change of DSF1</p> <p>Figure 2: Address Mask → Column Mask</p> <p>Addition of note for DC Characteristics</p> <p>Capacitance</p> <p>Change of V_{CC} range: 5 V → 5 V ± 10%</p> <p>AC Characteristics</p> <p>Addition of Output load</p> <p>t_{RAH}: 15 ns (min) → 10 ns (min)</p> <p>t_{RCD}: 25 ns (min) → 20 ns (min)</p> <p>t_{DTH}: 15 ns (min) → 10 ns (min)</p> <p>t_{RFH}: 15 ns (min) → 10 ns (min)</p> <p>t_{RAD}: 20 ns (min) → 15 ns (min)</p> <p>t_{RWL}: 25 ns (min) → 20 ns (min)</p> <p>t_{CWL}: 25 ns (min) → 20 ns (min)</p> <p>t_{WH}: 15 ns (min) → 10 ns (min)</p> <p>t_{MH}: 15 ns (min) → 10 ns (min)</p> <p>t_{RWC}: 235 ns (min) → 230 ns (min)</p> <p>t_{RWS}: 155 ns (min) → 150 ns (min)</p> <p>t_{CWD}: 55 ns (min) → 50 ns (min)</p> <p>t_{AWD}: 75 ns (min) → 70 ns (min)</p> <p>t_{RAD}: 20 ns (min) → 15 ns (min)</p> <p>t_{RWL}: 25 ns (min) → 20 ns (min)</p> <p>t_{CWL}: 25 ns (min) → 20 ns (min)</p> <p>t_{CHR}: 15/20 ns (min) → 10/10 ns (min)</p>	S.Ishikawa	M. Yamamura

Revision Record (cont)

Rev.	Date	Contents of Modification	Drawn by	Approved by
1	Sep. 27, 1991	<p>AC Characteristics (cont)</p> <p>t_{RDH}: 70 ns (min) \rightarrow 65 ns (min)</p> <p>t_{ADH}: 35 ns (min) \rightarrow 30 ns (min)</p> <p>t_{DTP}: 30 ns (min) \rightarrow 20 ns (min)</p> <p>t_{DRD}: 90 ns (min) \rightarrow 80 ns (min)</p> <p>t_{SRH}: 90 ns (min) \rightarrow 80 ns (min)</p> <p>t_{SCH}: 30 ns (min) \rightarrow 25 ns (min)</p> <p>t_{RAD}: 20 ns (min) \rightarrow 15 ns (min) (P25/P27)</p> <p>Change of note 5</p> <p>V_{OH}: -200 mV \rightarrow -100 mV</p> <p>V_{OL}: +200 mV \rightarrow +100 mV</p> <p>Change of note 17</p> <p>t_{SLZ} are in the same \rightarrow t_{SLZ} are measured in the same</p> <p>Addition of note for Write Cycle State Table</p> <p>Change of BWM/BW: Address mask \rightarrow Column mask</p> <p>Change of package dimensions: HM538253TT Series (TTP 40DA), HM538253RR Series (TTP 40DAR)</p> <p>Change of Timing waveforms</p>	S.Ishikawa	M. Yamamura
2	Apr. 2, 1992	<p>Change of Cycle time</p> <p>RAM: 135 ns (min) \rightarrow 130 ns (min)</p> <p>Change of Block Write cycle</p> <p>DSF1 high at the falling edge of \overline{CAS} and \overline{WE}</p> <p>\rightarrow DSF1 high and \overline{WE} low at the falling edge of \overline{CAS}</p> <p>Addition of note for Stopping Column in Split Transfer Cycle</p> <p>Addition of note for Register Reset Cycle</p> <p>AC Characteristics</p> <p>Change of Out put load:</p> <p>SAM 1TTL + CL(30 pF) \rightarrow SAM, QSF 1TTL + CL(30 pF)</p> <p>t_{RC}: 135 ns (min) \rightarrow 130 ns (min)</p> <p>t_{RP}: 55 ns (min) \rightarrow 50 ns (min)</p> <p>t_{OFF2}: 20 ns (max) \rightarrow 15 ns (max)</p> <p>$t_{WCH}/t_{CAH}/t_{CFH}$: 15 ns (min) \rightarrow 12 ns (min)</p> <p>t_{DH}: 15 ns (min) \rightarrow 12 ns (min) (P22/ P23)</p> <p>t_{OEH}: 20 ns (min) \rightarrow 15 ns (min) (P22/ P23)</p> <p>t_{ODD}: 20 ns (min) \rightarrow 15 ns (min)</p> <p>t_{DRD}: 65 ns (min) \rightarrow 60 ns (min)</p> <p>t_{RWC}: 185 ns (min) \rightarrow 180 ns (min)</p> <p>t_{DQD}: 35 ns (max) \rightarrow 30 ns (max)</p> <p>Addition of notes 15 for t_{RQD}/t_{CQD}</p> <p>Change of notes for $t_{DQD}/t_{RQD}/t_{CQD}/t_{SQD}$: notes 7 \rightarrow notes 15</p>		

Revision Record (cont)

Rev.	Date	Contents of Modification	Drawn by	Approved by
2	Apr. 2, 1992	AC Characteristics (cont) t_{SEA} : 22 ns (max) \rightarrow 20 ns (max) t_{SHZ} : 20 ns (max) \rightarrow 15 ns (max) Addition of note 16, 18, 19 for AC Characteristics Change of Timing Waveforms	S. ISHIKAWA	M. YAMAMURA