262,144-Word x 8-Bit Multiport CMOS Video RAM



Rev. 2 Apr. 2, 1992

The HM538253 is a 2-Mbit multiport video RAM equipped with a 256-kword x 8-bit dynamic RAM and a 512-word x 8-bit SAM (full-sized SAM). Its RAM and SAM operate independently and asynchronously. The HM538253 has basically upward-compatibility with the HM534253A / HM538123A except that pseudo-write-transfer cycle is replaced with masked-write-transfer cycle is replaced with masked-write-transfer cycle, which has been approved by JEDEC. Furthermore, several new features are added to the HM538253 without conflict with the conventional features. Stopping column feature realizes much flexibility to the length of split SAM register. Persistent mask is also installed according to the TMS34020 features.

Features

Multiport organization

Asynchronous and simultaneous operation of

RAM and SAM capability

RAM: 256 kword x 8 bit SAM: 512 word x 8 bit

Access time

RAM: 70 ns/80 ns/100 ns max SAM: 22 ns/25 ns/25 ns max

Cycle time

RAM: 130 ns/150 ns/180 ns min SAM: 25 ns/30 ns/30 ns min

·Low power

Active

RAM: 715 mW max

SAM: 468 mW max

Standby

38.5 mW max

- ·Masked-write-transfer cycle capability
- ·Stopping column feature capability
- ·Persistent mask capability
- ·High-speed page mode capability
- ·Mask write mode capability
- •Bidirectional data transfer cycle between RAM and SAM capability




·Split transfer cycle capability

- •Block write mode capability
- •Flash write mode capability
- •3 veriations of refresh (8 ms/512 cycles)
- RAS-only refresh
- CAS-before-RAS refresh
- Hidden refresh
- •TTL compatible


Ordering Information

Туре No.	Access time	Package
HM538253J-7	70 ns	400 mil 40-pin plastic SOJ
HM538253J-8	80 ns	(CP-40D)
HM538253J-10	100 ns	
HM538253TT-7	70 ns	44-pin thin small outline package
HM538253TT-8	80 ns	(TTP-40DA)
HM538253TT-10	100 ns	
HM538253RR-7	70 ns	44-pin thin small outline package
HM538253RR-8	80 ns	(TTP-40DAR)
HM538253RR-10	100 ns	




Preliminary: This document contains information on a new product. Specifications and information contained herein are subject to change without notice.

Pin Arrangement




Pin Description

Pin name	Function
A0 – A8	Address inputs
1/00 - VO7	RAM port data inputs/outputs
SI/O0 - SI/O7	SAM port data inputs/outputs
RAS	Row address strobe
CAS	Column address strobe
WE	Write enable
DT/OE	Data transfer/output enable
SC .	Serial clock
SE	SAM port enable
DSF1, DSF2	Special function input flag
QSF	Special function output flag
v _{cc}	Power supply
V _{SS}	Ground
NL	No lead



Block Diagram



Pin Functions

 \overline{RAS} (input pin): \overline{RAS} is a basic RAM signal. It is active in low level and standby in high level. Row address and signals as shown in table 1 are input at the falling edge of \overline{RAS} . The input level of these signals determine the operation cycle of the HM538253.

Table 1. Operation Cycles of the HM538253

	PAS					CAS		Addre	3 \$	VOn Input		
Mnemonic Code	CAS	DT/OE	WE	DSF1	DSF2	DSF1	DSF2	RAS	CAS	RAS	CAS/WE	
CBRS	0	-	0	1	0	-	0	Stop	_	_		
CBRR	0	-	1	0	0	_	0		_	_		
CBRN	0	-	1	1	0	_	0	-	-	_		
MWT	1	0	0	0	0	_	0	Row	TAP	WM	_	
MSWT	1	0	0	1	0	_	0	Row	TAP	WM		
RT .	1	0	1	0	0	_	0	Row	TAP		-	
SRT	1	0	1	1	0	_	0	Row	TAP	_		
RWM	1	1	0	0	0	0	0	Row	Column	WM	Input data	
				Register								
Mnemonic Code	Write Mask	Per: W.N		WM	Color	No.of Bndry	Fun	ction				
CBRS				-	_	Set	CBF	? refresh	with stop	esiste	rset	
CBRR		Res	et	Reset	_	Reset	CBF	R refresh	with regist	ler res	et	
CBRN				_	_	_	CBF	R refresh	(no reset)			
MWT	Yes	No Yes	<u></u>	Load/use Use) -		Mas	sked writ	e transfer (new/o	ld mask)	
MSWT	Yes	No Yes		Load/use Use	9	Use	Mas	sked spli	t write tran	sfer (n	ew/old mask)	
RT	_			_	_	_	Rea	d transfe	91			
SRT		-		_	_	Use	Spli	t read tra	ansfer			
RWM	Yes	No Yes	3	Load/us Use	e –	_	Rea	ad/write (new/old m	ask)		

HM538253 Series

Table 1. Operation Cycles of the HM538253 (cont)

Mnemonic RAS						CAS		Address		I/On Input	
Code	CAS	DT/Œ	WE	DSF1	DSF2	DSF1	DSF2	RAS	CAS	RAS	CAS/WE
BWM	1	1	0	0	0	1	0	Row	Column	WM	Column Mask
RW (No)	1	1	1	0	0	0	0	Row	Column	_	Input Data
BW (No)	1	1	1	0	0	1	0	Row	Column	_	Column Mask
FWM	1	1	0	1	0	_	0	Row	_	WM	-
LMR and Old Mask S	1 et	1	1	1	0	0	0	(Row)		Mask Data
LCR	1	1	1	1	0	1	0	(Row) –	-	Color
Option	0	0	0	0	0	_	0	Mode) –	Data	_

		_	Register		No.of	
Mnemonic Code	Write Mask	Pers W.M.	WM	Color	Bndry	Function
BWM	Yes	No Yes	Load/use Use	/use Block write (new/old ma Use -		Block write (new/old mask)
RW (No)	No	No	_	_	_	Read/write (no mask)
BW (No)	No	No	_	Use	-	Block write (no mask)
FWM	Yes	No Yes	Load/use Use	Use	-	Masked flash write (new/old mask)
LMR and Old Mask S	– iet	Set	Load	_	-	Load mask register and old mask set
LCR	_		_	Load	_	Load ∞lor resister set
Option	_		-	-	_	-

Notes: 1. With CBRS, all SAM operations use stop register.

2. After LMR, RWM, BWM, FWM, MWT, and MSWT, use old mask which can be reset by CBRR.

3. DSF2 is fixed low in all operation. (for the addition of operation mode in future)

HM538253 Series

CAS (input pin): Column address and DSF1 signals are fetched into chip at the falling edge of CAS, which determines the operation mode of the HM538253. CAS controls output impedance of I/O in RAM.

A0 - A8 (input pins): Row address (AX0 - AX8) is determined by A0 - A8 level at the falling edge of \overline{RAS} . Column address (AY0 - AY8) is determined by A0 - A8 level at the falling edge of \overline{CAS} . In transfer cycles, row address is the address on the word line which transfers data with SAM data register, and column address is the SAM start address after transfer.

 \overline{WE} (input pin): \overline{WE} pin has two functions at the falling edge of \overline{RAS} and after. When \overline{WE} is low at the falling edge of \overline{RAS} , the HM538253 turns to mask write mode. According to the I/O level at the time, write on each I/O can be masked. (\overline{WE} level at the falling edge of \overline{RAS} is don't care in read cycle.) When \overline{WE} is high at the falling edge of \overline{RAS} , a no mask write cycle is executed. After that, \overline{WE} switch read/write cycles. In a transfer cycle, the direction of transfer is determined by \overline{WE} level at the falling edge of \overline{RAS} . When \overline{WE} is low, data is transferred from SAM to RAM (data is written into RAM), and when \overline{WE} is high, data is transferred from RAM to SAM (data is read from RAM).

I/O0 – I/O7 (input/output pins): I/O pins function as mask data at the falling edge of \overline{RAS} (in mask write mode). Data is written only to high I/O pins. Data on low I/O pins are masked and internal data are retained. After that, they function as inut/output pins as those of a standard DRAM. In block write cycle, they function as address mask data at the falling edges of \overline{CAS} and \overline{WE} .

 $\overline{DT}/\overline{OE}$ (input pin): $\overline{DT}/\overline{OE}$ pin functions as \overline{DT} (data transfer) pin at the falling edge of \overline{RAS} and as \overline{OE} (output enable) pin after that. When \overline{DT} is low at the falling edge of \overline{RAS} , this cycle becomes a transfer cycle. When \overline{DT} is high at the falling edge of \overline{RAS} , RAM and SAM operate independently.

SC (input pin): SC is a basic SAM clock. In a serial read cycle, data outputs from an SI/O pin synchronously with the rising edge of SC. In a serial write cycle, data on an SI/O pin at the rising edge of SC is fetched into the SAM data register.

 \overline{SE} (input pin): \overline{SE} pin activates SAM. When \overline{SE} is high, SI/O is in the high impedance state in serial read cycle and data on SI/O is not fetched into the SAM data register in serial write cycle. \overline{SE} can be used as a mask for serial write because internal pointer is incremented at the rising edge of SC.

SI/O0 – SI/O7 (input/output pins): SI/Os are input/output pins in SAM. Direction of input/output is determined by the previous transfer cycle. When it was a read transfer cycle, SI/O outputs data. When it was a masked write transfer cycle or write transfer cycle, SI/O inputs data.

DSF1 (input pin): DSF1 is a special function data input flag pin. It is set to high at the falling edge of RAS when new functions such as color register and mask register read/write, split transfer, and flash write, are used.

DSF2 (input pin): DSF2 is also a special function data input flag pin. This pin is fixed to low level in all operations of the HM538253.

QSF (output pin): QSF outputs data of address A8 in SAM. QSF is switched from low to high by accessing address 255 in SAM and from high to low by accessing 511 address in SAM.

Operation of HM538253

RAM Port Operation

RAM Read Cycle (DT/OE high, CAS high and DSF1 low at the falling edge of RAS, DSF1 low at the falling edge of CAS)

Row address is entered at the \overline{RAS} falling edge and column address at the \overline{CAS} falling edge to the device as in standard DRAM. Then, when \overline{WE} is high and $\overline{DT/OE}$ is low while \overline{CAS} is low, the selected address data outputs through I/O pin. At the falling edge of \overline{RAS} , $\overline{DT/OE}$ and \overline{CAS} become high to distinguish RAM read cycle from transfer cycle and CBR refresh cycle. Address access time (t_{AA}) and \overline{RAS} to column address delay time (t_{RAD}) specifications are added to enable high-speed page mode.

RAM Write Cycle (Eraly Write, Delayed Write, Read-Modify-Write)
(DT/OE high, CAS high and DSF1 low at the falling edge of RAS, DSF1 low at the falling edge of CAS)

No Mask Write Cycle (WE high at the falling edge of RAS)

When CAS is set low and WE is set low after RAS low, a write cycle is executed.

If WE is set low before the CAS falling edge, this cycle becomes an early write cycle and all I/O become in high impedance.

If \overline{WE} is set low after the \overline{CAS} falling edge, this cycle becomes a delayed write cycle. I/O does not become high impedance in this cycle, so data should be entered with \overline{OE} in high.

• Mask Write Mode (WE low at the falling edge of RAS)

If WE is set low at the falling edge of RAS, two modes of mask write cycle are capable.

1. In new mask mode, mask data is loaded and used. Whether or not an I/O is written depends on I/O level at the falling edge of \overline{RAS} . The data is written in high level I/Os, and the data is masked and retained in low level I/Os. This mask data is effective during the \overline{RAS} cycle. So, in page mode cycles the mask data is retained during the page access.

2. If a load mask register cycle (LMR) has been performed, the mask data is not loaded from I/O pins and the mask data stored in mask registers persistently are used. This operation is known as persistent write mask, set by LMR cycle and reset by CBRR cycle.

High-Speed Page Mode Cycle (DT/OE high, CAS high and DSF1 low at the falling edge of RAS)

High-speed page mode cycle reads/writes the data of the same row address at high speed by toggling \overline{CAS} while \overline{RAS} is low. Its cycle time is one third of the random read/write cycle. In this cycle, read, write, and block write cycles can be mixed. Note that address access time (t_{AA}) , \overline{RAS} to column address delay time (t_{RAD}) , and access time from \overline{CAS} precharge (t_{ACP}) are added. In one \overline{RAS} cycle, 512-word memory cells of the same row address can be accessed. It is necessary to specify access frequency within t_{RASP} max (100 μ s).

HM538253 Series

Color Register Set/Read Cycle (CAS high, DT/OE high, WE high and DSF1 high at the falling edge of RAS)


In color register set cycle, color data is set to the internal color register used in flash write cycle or block write cycle. 8 bits of internal color register are provided at each I/O. This register is composed of static circuits, so once it is set, it retains the data until reset. Since color register set cycle is just as same as the usual read and write cycle, read, early write and delayed write cycle can be executed. In this cycle, the HM538253 refreshes the row address fetched at the falling edge of RAS.

Mask Register Set/Read Cycle (CAS high, DT/OE high, WE high, and DSF1 high at the falling edge of RAS)

In mask register set cycle, mask data is set to the internal mask register used in mask write cycle, block write cycle, flash write cycle, masked write transfer, and masked split write transfer. 8 bits of internal mask register are provided at each I/O. This mask register is composed of static circuits, so once it is set, it retains the data until reset. Since mask register set cycle is just as same as the usual read and write cycle, read, early write and delayed write cycle can be executed.

Flash Write Cycle (CAS high, DT/OE high, WE low, and DSF1 high at the falling edge of RAS)

In a flash write cycle, a row of data (512 word x 8 bit) is cleared to 0 or 1 at each I/O according to the data of color register mentioned before. It is also necessary to mask I/O in this cycle. When \overline{CAS} and $\overline{DT/OE}$ is set high, \overline{WE} is low, and DSF1 is high at the falling edge of \overline{RAS} , this cycle starts. Then, the row address to clear is given to row address. Mask data is as same as that of a RAM write cycle. Cycle time is the same as those of RAM read/write cycles, so all bits can be cleared in 1/512 of the usual cycle time. (See figure 1.)




Block Write cycle (\overline{CAS} high, $\overline{DT}/\overline{OE}$ high and DSF1 low at the falling edge of \overline{RAS} , DSF1 high and \overline{WE} low at the falling edge of \overline{CAS})

In a block write cycle, 4 columns of data (4 word x 8 bit) is cleared to 0 or 1 at each I/O according to the data of color register. Column addresses A0 and A1 are disregarded. The data on I/Os and addresses can be masked. I/O level at the falling edge of CAS determines the address to be cleared. (See Figure 2.) Block write cycle is as the same as the usual write cycle, so early and delayed write, read-modify-write, and page mode write cycle can be executed.

• No mask Mode Block Write Cycle (\overline{WE} high at the falling edge of \overline{RAS})
The data on 8 I/Os are all cleared when \overline{WE} is high at the falling edge of \overline{RAS} .

• Mask Block Write Cycle (WE low at the falling edge of RAS)
When WE is low at the falling edge of RAS, the HM538253 starts mask block write mode to clear the data on an optional I/O. The mask data is the same as that of a RAM write cycle.



Transfer Operation

The HM538253 provides the read transfer cycle, split read transfer cycle, masked write transfer cycle and masked split write transfer cycle as data transfer cycles. Theses transfer cycles are set by driving \overline{CAS} high and $\overline{DT/OE}$ low at the falling edge of \overline{RAS} . They have following functions:

(1) Transfer data between row address and SAM data register Read transfer cycle and split read transfer cycle: RAM to SAM

Masked write transfer cycle and masked split write transfer cycle: SAM to RAM

(2) Determine SI/O state

Read transfer cycle: SI/O output
Masked write transfer cycle: SI/O input

(3) Determine first SAM address to access after transferring at column address (SAM start address). SAM start address must be determined by read transfer cycle or masked write transfer cycle (split transfer cycle isn't available) before SAM access, after power on, and determined for each transfer cycle.


(4) Use the stopping columns (boundaries) in the serail shift register. If the stopping columns have been set, split transfer cycles use the stopping columns, but any boundaries cannot be set as the start address.

(5) Load/use mask data in masked write transfer cycle and masked split write transfer cycle.

Read Transfer Cycle (CAS high, DT/OE low, WE high and DSF1 low at the falling edge of RAS)

This cycle becomes read transfer cycle by driving $\overline{DT}/\overline{OE}$ low, \overline{WE} high and DSF1 low at the falling edge of \overline{RAS} . The row address data (512 x 8 bits) determined by this cycle is transferred to SAM data register synchronously at the rising edge of $\overline{DT}/\overline{OE}$. After the rising edge of $\overline{DT}/\overline{OE}$, the new address data outputs from SAM start address determined by column address. In read transfer cycle, $\overline{DT}/\overline{OE}$ must be risen to transfer data from RAM to SAM.

This cycle can access SAM even during transfer (real time read transfer). In this case, the timing t_{SDD} (min) specified between the last SAM access before transfer and $\overline{DT/OE}$ rising edge and t_{SDH} (min) specified between the first SAM access and $\overline{DT/OE}$ rising edge must be satisfied. (See figure 3.) When read transfer cycle is executed, SI/O becomes output state by first SAM access. Input must be set high impedance before t_{SZS} (min) of the first SAM access to avoid data contention.



Masked Write Transfer cycle (CAS high, DT/OE low, WE low, and DSF1 low at the falling edge of RAS)

Masked write transfer cycle can transfer only selected I/O data in a row of data input by serial write cycle to RAM. Whether one I/O data is transferred or not depends on the corresponding I/O level (mask data) at the falling edge of \overline{RAS} . This mask transfer operation is the same as a mask write operation in RAM cycles, so the persistent mode can be supported. The row address of data transferred into RAM is determined by the address at the falling edge of \overline{RAS} . The column address is specified as the first address for serial write after terminating this cycle. Also in this cycle, SAM access becomes enabled after t_{SRD} (min) after \overline{RAS} becomes high. SAM access is inhibited during \overline{RAS} low. In this period, SC must bot be risen. Data transferred to SAM by read transfer cycle or split read transfer cycle can be written to other addresses of RAM by write transfer cycle. However, the adddress to write data must be the same as that of the read transfer cycle or the split read transfer cycle (row address AX8)

Split Read Transfer Cycle (CAS high, DT/OE low, WE high and DSF1 high at the falling edge of RAS)

To execute a continuous serial read by real time read transfer, the HM538253 must satisfy SC and $\overline{DT}/\overline{OE}$ timings and requires an external circuit to detect SAM last address. Split read transfer cycle makes it possible to execute a continuous serial read without the above timing limitation.

The HM538253 supports two types of split register operation. One is the normal split register operation to split the data register into two halves. The other is the boundary split register operation using stopping columns described later.

Figure-4 shows the block diagram for the normal split register operation. SAM data register (DR) consists of 2 split buffers, whose organizations are 256-word x 8-bit each. Let us suppose that data is read from upper data reagister DR1 (The row address AX8 is 0 and SAM address A8 is 1.). When split read transfer is executed setting row address AX8 0 and SAM start addresses A0 to A7, 256-word x 8-bit data are transferred from RAM to the lower data register DR0 (SAM address A8 is 0) automatically. After data are read from data register DR1, data start to be read from SAM start addresses of data register DR0. If the next split read transfer isn't executed while data are read from data register DR0, data start to be read from SAM start address 0 of DR1 after data are read from data register DR0. If split read transfer is executed setting row address AX8 1 and SAM start addresses A0 to A7 while data are read from data register DR1, data 256-word x 8-bit data are transferred to data register DR2. After data are read from data register DR1, data start to be read from SAM start addresses of data register DR2. If the next split read transfer isn't executed while data is read from data register DR2, data start to be read from SAM start address 0 of data register DR1 after data are read from data register DR2. In split read data transfer, the SAM start address A8 is automatically set in the data register which isn't used.

The data on SAM address A8, which will be accessed next, outputs to QSF, QSF is switched from low to high by accessing SAM last address 255 and from high to low by accessing address 511. Split read transfer cycle is set when \overline{CAS} is high, $\overline{DT/OE}$ is low, \overline{WE} is high and DSF1 is high at the falling edge of \overline{RAS} . The cycle can be executed asyncronously with SC. However, HM538253 must be satisfied tSTS (min) timing specified between SC rising (Boundary address) and \overline{RAS} falling. In split transfer cycle, the HM538253 must satisfy t_{RST} (min), t_{CST} (min) and t_{AST} (min) timings specified between \overline{RAS} or

CAS falling and column address. (See figure 5.)
In split read transfer, SI/O isn't switched to output state. Therefore, read transfer must be executed to switch SI/O to output state when the previous transfer cycle is masked write transfer cycle or masked split write transfer cycle.




Figure 4 Block Diagram for Split Transfer




Figure 5 Limitation in Split Transfer


Masked Split Write Transfer Cycle (CAS high, DT/OE low, WE low and DSF1 high at the falling edge of RAS)

A continuous serial write cannot be executed because accessing SAM is inhibited during RAS low in write transfer. Masked split write transfer cycle makes it possible. In this cycle, t_{STS} (min), t_{RST} (min), t_{CST} (min) and t_{AST} (min) timings must be satisfied like split read transfer cycle. And it is impossible to switch SI/O to input state in this cycle. If SI/O is in output state, masked write transfer cycle should be executed to switch SI/O into input state. Data transferred to SAM by read transfer cycle or split read transfer cycle can be written to other addresses of RAM by split write transfer cycle. However, in this split write transfer cycle, the MSB of row address (AX8) to write data must be the same as that of the read transfer cycle or the split read transfer cycle. In this cycle, the boundary split register operation using stopping columns is capable like split read transfer cycle.

Stopping Column in Split Transfer Cycle

The HM538253 has the boundary split register operation using stopping columns. If a CBRS cycle has been performed, split transfer cycle performs the boundary operation. Figure 6 shows an example of boundary split register. (Boundary code is B7.)

First of all a read data transfer cycle is executed, and SAM start addresses A0 to A8 are set. The RAM data are transferred to the lower SAM, and SAM serial read starts from the start address (Y1) on the lower SAM. After that, a split read transfer cycle is executed, and the next start address (Y2) is set. The RAM data are transferred to the upper SAM. When the serial read arrive at the first boundary after the split read transfer cycle, the next read jumps to the start address (Y2) on the upper SAM (jump 1) and continues. Then the second split read transfer cycle is executed, and another start address (Y3) is set. The RAM data are transferred to the lower SAM. When the serial read arrive at the other boundary again, the next read jumps to the start address (Y3) on the lower SAM. In stopping column, split transfer is needed for jump operation between lower SAM and upper SAM.



Stopping Column Set Cycle (CBRS)

This cycle becomes stopping column set cycle by driving \overline{CAS} low, \overline{WE} low, DSF1 high at the falling edge of \overline{RAS} . Stopping column data (boundaries) are latched from address inputs on the falling edge of \overline{RAS} . To determine the boundary, A2 to A7 can be used and don't care A0, A1, and A8. In the HM538253, 7 types of boundary (B2 to B8) can be set including the default case. (See stopping column boundary table.) If A2 to A6 are set to high and A7 is set to low, the boundaries (B7) are selected. Figure 6 shows the example. Once a CBRS is executed, the stopping column operation mode continues until CBRR.

Stopping Column Boundary Table

		Stop	Address						
Boundary code	Column size	A2	A3	A4	A 5	A6	A7		
B2	4	0	•	•	•	•	٠		
B3	8	1	0	٠	•	•	•		
B4	16	1	1	0	•	•	•		
B5	32	1	1	1	0	•	٠		
B6	64	1	1	1	1	0	•		
B7	128	1	1	1	1	1	0		
B8	256	1	1	1	1	1	1		

Notes:

1.A0, A1, and A8: don't care

2.*: don't care

Register Reset Cycle (CBRR)

This cycle becomes register reset cycle (CBRR) by driving $\overline{\text{CAS}}$ low, $\overline{\text{WE}}$ high, and DSF1 low at the falling edge of $\overline{\text{RAS}}$. A CBRR can reset the persistent mask operation and stopping column operation, so the HM538253 becomes the new mask operation and boundary code B8. When a CBRR is executed for stopping column operation reset, it needs to safisfy t_{STS} (min) and t_{RST} (min) between $\overline{\text{RAS}}$ falling and SC rising.

SAM Port Operation

Serial Read Cycle

SAM port is in read mode when the previous data transfer cycle is read transfer cycle. Access is synchronized with SC rising, and SAM data is output from SI/O. When SE is set high, SI/O becomes high impedance, and the internal pointer is incremented by the SC rising. After indicating the last address (address 511), the internal pointer indicates address 0 at the next access.

Serial Write Cycle -

If previous data transfer cycle is masked write transfer cycle or write transfer cycle, SAM port goes into write mode. In this cycle, SI/O data is fetched into data register at the SC rising edge like in the serial read cycle. If \overline{SE} is high, SI/O data isn't fetched into data register. Internal pointer is incremented by the SC rising, so \overline{SE} high can be used as mask data for SAM. After indicating the last address (address 511), the internal pointer indicates address 0 at the next access.

Refresh

RAM Refresh

RAM, which is composed of dynamic circuits, requires refresh to retain data. Refresh is executed by accessing all 512 row addresses within 8 ms. There are three refresh cycles: (1) RAS-only refresh cycle, (2) CAS-before-RAS (CBRN, CBRS, and CBRR) refresh cycle, and (3) Hidden refresh cycle. Besides them, the cycles which activate RAS such as read/write cycles or transfer cycles can refresh the row address. Therefore, no refresh cycle is required when all row addresses are accessed within 8 ms.

- (1) \overline{RAS} -Only Refresh Cycle: \overline{RAS} -only refresh cycle is executed by activating only \overline{RAS} cycle with \overline{CAS} fixed to high after inputting the row address (= refresh address) from external circuits. To distinguish this cycle from data transfer cycle, $\overline{DT}/\overline{OE}$ must be high at the falling edge of \overline{RAS} .
- (2) CBR Refresh Cycle: CBR refresh cycle (CBRN, CBRS and CBRR) are set by activating CAS before RAS. In this cycle, refresh address need not to be input through external circuits because it is input through an internal refresh counter. In this cycle, output is in high impedance and power dissipation is lowered because CAS circuits don't operate.
- (3) Hidden Refresh Cycle: Hidden refresh cycle executes CBR refresh with the data output by reactivating RAS when DT/OE and CAS keep low in normal RAM read cycles.

SAM Refresh

SAM parts (data register, shift resister and selector), organized as fully static circuitry, require no refresh.

Absolute Maximum Ratings

Symbol	Value	Unit
V _T	-1.0 to +7.0	V
V _{CC}	-0.5 to +7.0	V
lout	50	mA
PT	1.0	W
Topr	0 to +70	•c
Tstg	-55 to +125	°C
	V _T V _{CC} lout P _T Topr	V _T -1.0 to +7.0 V _{CC} -0.5 to +7.0 lout 50 P _T 1.0 Topr 0 to +70

Recommended DC Operating Conditions (Ta = $0 \text{ to } +70^{\circ}\text{C}$)

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply voltage	Vcc	4.5	5.0	5.5	٧	1
Input high voltage	V _{IH}	2.4		6.5	V	1
Input low voltage	VIL	-0.5 ²		0.8	٧	1

Notes: 1. All voltage referenced to V_{SS} 2 −3.0 V for pulse width ≤ 10 ns.

DC Characteristics (Ta = 0 to +70°C, V_{CC} = 5 V \pm 10%, V_{SS} = 0 V)

HM538253

-7 -8 -10

Parameter :	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test condit	lions
Operating	lcc1	_	120	_	105		90	mA		SC = V _{IL} , SE = V _{IH}
current	CC7	_	190	_	160		140	mA	cycling t _{RC} = min	SE = V _{IL} , SC cycling, t _{SCC} = min
Standby	lcc2	_	7	_	7	_	7	mA	RAS, CAS	SC = V _{IL} , SE = V _{IH}
current	I _{CC8}		85	_	70	_	70	mA	H	SE = V _{IL} , SC cycling, t _{SCC} = min
	Іссз		120		105	_	90	mA	RAS cycling	SC = V _{IL} , SE = V _{IH}
refresh current	lcc9		190		160		140	mA	t _{RC} = min	SE = V _{IL} , SC cycling, t _{SCC} = min
Page mode	lcc4	_	130		115		100	mA	CAS cycling	SC = V _{IL} , SE = V _{IH}
current	I _{CC10}	_	200		170		150	mΑ	t _{PC} = min	SE = V _{IL} , SC cycling, t _{SCC} = min
CAS-before-	I _{CC5}		95	_	85	_	70	mA		SC = V _{IL} , SE = V _{IH}
RAS refresh current	lcc11		165		140		120	mA	t _{RC} = min	SE = V _{IL} , SC cycling, t _{SCC} = min
Data transfer	lcce		130		115		100	mA		SC = V _{IL} , SE = V _{IH}
current	I _{CC12}		200	· —	170	_	150	mA	cycling t _{RC} = min	SE = V _{IL} , SC cycling, t _{SCC} = min
Input leakage current	lu	-10	10	-10	0 10	-10	10	Αų		
Output leakage	lo	-10	0 10	-10	0 10	-10	10	μA		
Output high voltage	V _{OH}	2.4	_	2.4	ı —	2.4	, –	٧	Юн = -1 г	mA
Output low voltage	V _{OL}		0.4		0.4		0.4	٧	l _{OL} = 2.1	mA
										

Notes: 1. I_{CC} depends on output load condition when the device is selected. I_{CC} max is specified at the output open condition.

2. Address can be changed once while RAS is low and CAS is high.

HM538253 Series

Capacitance (Ta = 25°C, V_{CC} = 5 V \pm 10%, f = 1 MHz, Bias: Clock, I/O = V_{CC} , address = V_{SS})

Parameter	Symbol	Тур	Max	Unit	Note
Input capacitance (Address)	C _{l1}	_	5	pF	11
Input capacitance (Clocks)	C _{I2}		5	pF	1
Output capacitance (I/O, SI/O, QSF)	CIVO		7	pF	1

Notes: 1. This parameter is sampled and not 100% tested.

AC Characteristics (Ta = 0 to +70°C, $V_{CC} = 5 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$) *1, *16

Test Conditions

- Input rise and fall times: 5 ns

- Input pulse levels: VSS to 3.0 V

- Input timing reference levels: 0.8 V, 2.4 V

- Output timing reference levels: 0.8 V, 2.0 V

- Output load: RAM 1TTL + CL (50 pF)

SAM, QSF 1TTL + CL (30 pF)

(Including scope and jig)

Common Parameter

		-7		-8		-10			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Random read or write cycle time	t _{RC}	130	_	150	_	180		ns	
RAS precharge time	t _{RP}	50		60		70		ns	
RAS pulse width	^t RAS	70	10000	80	10000	100	10000	ns	
CAS pulse width	tCAS	20	_	20	_	25		ns	
Row address setup time	¹ ASR	0		0		0		ns	
Row address hold time	1 _{RAH}	10	_	10		10		ns	
Column address setup time	tasc	0		0		0		ns	
Column address hold time	^t CAH	12		15	_	15	-	ns	
RAS to CAS delay time	†RCD	20	50	20	60	20	75	ns	2
RAS hold time referenced to CAS	t _{RSH}	20		20		25	_	ns	

Common Parameter (cont)

		-7		-8		-10			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
CAS hold time referenced to RAS	^t csH	70	_	80		100		ns	
CAS to RAS precharge time	tCRP	10	_	10		10		ns	
Transition time (rise to fall)	tŢ	3	50	3	50	3	50	ns	3
Refresh period	t _{REF}		8	_	8	-	8	ms	
DT to RAS setup time	^t DTS	0		0	_	0		ns	··
DT to RAS hold time	^t DTH	10		10		10		ns	
DSF1 to RAS setup time	t _{FSR}	0	_	0		0		ns	
DSF1 to RAS hold time	t _{RFH}	10	_	10		10		ns	
DSF1 to CAS setup time	1 _{FSC}	0	_	0	-	0	_	ns	
DSF1 to CAS hold time	t _{CFH}	12	_	15		15	-	ns	
Data-in to CAS delay time	†DZC	0	_	0	_	0		ns	4
Data-in to OE delay time	t _{DZO}	0		0		0		ns	4
Output buffer turn-off delay referenced to CAS	^t OFF1		20		20		20	ns	5
Output buffer turn-off delay referenced to OE	[†] OFF2		15		20	_	20	ns	5

Read Cycle (RAM), Page Mode Read Cycle

	-7		-8		-10			
Symbor	Min	Max	Min	Max	Min	Max	Unit	Notes
t _{RAC}	_	70	_	80		100	ns	6, 7
tCAC	_	20	_	20		25	ns	7, 8
toac	_	20	_	20		25	ns	7
t _{AA}	_	35		40		45	ns	7, 9
^t RCS	0	_	0		0	_	ns	
tRCH	0		0	,	0		ns	10
tRRH	10	_	10	_	10	_	ns	10
†RAD	15	35	15	40	15	55	ns	2
^t RAL	35		40	_	45		ns	
†CAL	35		40	_	45	_	ns	_,
t _{PC}	45	_	50	_	55	_	ns	
t _{CP}	7	_	10	_	10		ns	
tACP		40		45	_	50	ns	
1 _{PASP}	70	1000	00 80	1000	00 100	100000	ns	
	trac toac toac taa tracs trach tran tran trac tracl tracl tracl tracl tracl tracl tracl tracl	Symbol Min tRAC — tOAC — tAA — tRCS 0 tRCH 0 tRRH 10 tRAD 15 tRAL 35 tCAL 35 tCP 45 tCP 7 tACP —	Symbot Min Max t _{RAC} — 70 t _{CAC} — 20 t _{OAC} — 20 t _{AA} — 35 t _{RCS} 0 — t _{RCH} 0 — t _{RCH} 10 — t _{RAD} 15 35 t _{RAL} 35 — t _{CAL} 35 — t _{CP} 45 — t _{ACP} — 40	Symbol Min Max Min tRAC — 70 — tCAC — 20 — tOAC — 20 — tAA — 35 — tRCS 0 — 0 tRCH 0 — 0 tRRH 10 — 10 tRAD 15 35 — 40 tCAL 35 — 40 tPC 45 — 50 tCP 7 — 10 tACP — 40 —	Symbot Min Max Min Max tRAC — 70 — 80 tCAC — 20 — 20 tOAC — 20 — 20 tAA — 35 — 40 tRCS 0 — 0 tRCH 0 — 0 tRAH 10 — 10 tRAD 15 35 15 40 tRAL 35 — 40 — 40 — tCAL 35 — 40 — 45 — 10 — tCP 7 — 10 — 45 — 45 — 45 — 45 — 45 — 45 — 45 — 45 — 45 — 45 — 45 — 45 — 45 — 45 — 45 — 45 — 45 — 45 — 45 — 46 — 45 — 46 —	Symbor Min Max Min Max Min Max Min Max t_{RAC} - 70 - 80 - t_{CAC} - 20 - 20 - t_{OAC} - 20 - 20 - t_AA - 35 - 40 - t_RCS 0 - 0 - 0 t_RCH 0 - 0 - 0 t_RCH 10 - 10 - 10 t_RAD 15 35 15 40 15 t_RAL 35 - 40 - 45 t_CAL 35 - 40 - 45 t_CP 7 - 10 - 10 t_ACP - 40 - 45 -	Symbor Min Max Min Max Min Max Min Max tPAC 70 — 80 — 100 tCAC — 20 — 20 — 25 tOAC — 20 — 20 — 25 tAA — 35 — 40 — 45 tRCS 0 — 0 — tRCH 0 — 0 — tRRH 10 — 10 — tRAD 15 35 15 40 15 55 tRAL 35 — 40 — 45 — 10 — tCAL 35 — 40 — 45 — 10 — tCP 7 — 10 — 10 — 10 — tACP — 40 — 45 — 50 — 50 — 50	Symbor Min Max Min Max Min Max Min Max Unit t_RAC — 70 — 80 — 100 ns t_CAC — 20 — 20 — 25 ns t_OAC — 20 — 20 — 25 ns t_AA — 35 — 40 — 45 ns t_RCS 0 — 0 — ns t_RCH 0 — 0 — ns t_RAH 10 — 10 — ns t_RAD 15 35 15 40 15 55 ns t_RAL 35 — 40 — 45 — ns t_CAL 35 — 40 — 45 — ns t_CP 7 — 10 — 10 — ns t_ACP — 40 — 45 — 50 ns

Write Cycle (RAM), Page Mode Write Cycle, Color Register Set Cycle

	•	-7		-8		-10			
Parameter	Symbo	i Min	Max	Min	Max	Min	Max	Unit	Notes
Write command setup time	twcs	0		0	_	0		ns	11
Write command hold time	twcH	12		15	-	15	_	ns	
Write command pulse width	t _{WP}	15	_	15	_	15		ns	
Write command to RAS lead time	^t RWL	20		20		20		ns	
Write command to CAS lead time	tcwL	20		20	_	20	_	ns	
Data-in setup time	tos	0		0		0	_	ns	12
Data-in hold time	^t DH	12	_	15	_	15		ns	12
WE to RAS setup time	tws	0		0	_	0		ns	· · · · · · · · · · · · · · · · · ·
WE to RAS hold time	twH	10		10		10		ns	
Mask data to RAS setup time	^t MS	0		0		0		ns	
Mask data to RAS hold time	^t MH	10		10	_	10	_	ns	
OE hold time referenced to WE	^t OEH	15	_	20	_	20		ns	
Page mode cycle time	t _{PC}	45		50		55		ns	
CAS precharge time	t _{CP}	7		10	_	10	_	ns	
CAS to data-in delay time	tCDD	20	_	20		20		ns	13
Page mode RAS pulse width	1 _{RASP}	70	100000	80	100000	100	1000	00 ns	

Read-Modify-Write Cycle

× .		-7		-8		-10			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Read-modify-write cycle time	tRWC	180	_	200	_	230		ns	
RAS pulse width (read-modify-write cycle)	^t RWS	120	10000	130	10000	150	10000	ns	
CAS to WE delay time	tcwD	45		45		50		ns	14
Column address to WE delay time	t _{AWD}	60		65		70		ns	14
DE to data-in delay time	toop	20	-	20	_	20	_	ns	12
Access time from RAS	1RAC	_	70		80		100	ns	6, 7
Access time from CAS	¹ CAC		20	_	20		25	ns	7, 8
Access time from OE	tOAC		20		20		25	ns	7
Address access time	1 _{AA}	_	35	_	40		45	ns	7, 9
RAS to column address delay time	1 _{RAD}	15	35	15	40	15	55	ns	
Read command setup time	tRCS	0	_	0		0		ns	
Write command to RAS lead time	1 _{RWL}	20		20	_	20		ns	
Write command to CAS lead time	tcwL	20		20		20		ns	
Write command pulse width	twp	15	_	15		15		ns	
Data-in setup time	t _{DS}	0		0	_	0		ns	12
Data-in hold time	t _{DH}	12		15		15		ns	12
OE hold time referenced to WE	t _{OEH}	15		20		20		ns	

Refresh Cycle

								•	
	•	-7		-8		-10			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
CAS setup time (CAS-before-RAS refresh)	tcsa	10		10	_	10		ns	
CAS hold time (CAS-before-RAS refresh)	tCHR	10	_	10		10	<u> </u>	ns	
RAS precharge to CAS hold time	t _{RPC}	10		10		10		ns	

Flash Write Cycle, Block Write Cycle, and Register Read Cycle

HM538253

		-7		-8		-10			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
CAS to data-in delay time	tcpp	20		20		20		ns	13
OE to data-in delay time	1 _{ODD}	15		20		20		ns	13

CBR Refresh with Register Reset

		-7		-8		-10			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Uni	Notes
Split transfer setup time ·	tsts	20		20		25	_	ns	
Split transfer hold time referenced to RAS	^t RST	70		80		100		ns	

Read Transfer Cycle

-			_	_	_	_	_
		E	2	o	2	5	3
-	m			0	4	J	J

·		-7		-8		-10			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
OT hold time referenced to RAS	tadh	60	10000	65	10000	80	10000	ns	
DT hold time referenced to CAS	t _{CDH}	20	_	20	_	25		ns	
OT hold time referenced to column address	¹ ADH	25	_	30		30	_	ns	
OT precharge time	t _{DTP}	20	_	20	_	30		ns	
OT to RAS delay time	t _{DRD}	60	_	70		80	_	ns	
SC to RAS setup time	tsas	25		30	-	30	-	ns	
1st SC to RAS hold time	^t SRH		_	80		100		ns	
1st SC to CAS hold time	tscH	25	_	25		25	_	ns	
1st SC to ∞lumn address hold time	^t SAH	40	_	45	_	50	_	ns	·
Last SC to DT delay time	tsoo	5		5	_	5	_	ns	
1st SC to DT hold time	^t SDH	10		15		15		ns	
DT to QSF delay time	tpap	_	30	_	35		35	ns	15
QSF hold time referenced to DT	t _{DQH}	5	_	5	_	5		ns	
Serial data-in to 1st SC delay time	tszs	0		0		0		ns	
Serial clock cycle time	tscc	25		30		30	_	ns	
SC pulse width	tsc	5		10		10	_	ns	
SC precharge time	tscp	10		10		10		ns	
SC access time	ISCA	_	22	_	25		25	ns	15
Serial data-out hold time	¹ soH	5		5		5		ns	
Serial data-in setup time	tsis	0		0	_	0		ns	
Serial data-in hold time	t _{SIH}	15		15		15		ns	
RAS to column address delay time	tRAD	15	35	15	40	15	55	ns	
Column address to RAS lead time	tRAL	35		40		45	_	กร	

Read Transfer Cycle (cont)

4M538	3253
-------	------

RAS to QSF delay time		-7		-8		-10			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
	^t RQD		70		75		85	ns	15
CAS to QSF delay time	1cap		35		35		35	ns	15
QSF hold time referenced toRAS	^t RQH	20		20		25	_	ns	
QSF hold time referenced to CAS	tcaH	5	_	5		5	_	ns	

Masked Write Transfer Cycle

		-7		-8		-10			Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	
SC setup time referenced to RAS	tsas	25		30		30		ns	
RAS to SC delay time	^t SRD	20	_	25	<u></u>	25		ns	
Serial output buffer turn-off time eferenced to RAS	t _{SRZ}	10	40	10	45	10	50	ns	
RAS to serial data-in delay time	tSID	40		45		50		ns	
RAS to QSF delay time	t _{RQD}	_	70		75		85	ns	15
CAS to QSF delay time	tcap		35		35		35	ns	15
QSF hold time referenced to RAS	^t RQH	20	_	20		25		ns	
QSF hold time referenced to CAS	tcaH	5		5		5		ns	
Serial clock cycle time	tscc	25	_	30		30		ns	
SC pulse width	Isc	5	_	10		10		ns	
SC precharge time	1 _{SCP}	10		10		10		ns	
SC access time	1 _{SCA}		22		25		25	ns	15
Serial data-out hold time	^t soH	5		5		5		ns	
Serial data-in setup time	tsis	0		0	_	0	_	ns	
Serial data-in hold time	tsiH	15		15		15	_	ns	

Split Read Transfer Cycle, Masked Split Write Transfer Cycle

	Symbol	-7		-8		-10			
Parameter		Min	Max	Min	Max	Min	Max	Unit Note:	Notes
Split transfer setup time	tsts	20	_	20		25		ns	
Split transfer hold time referenced to RAS	^t RST	70		80		100	_	ns	
Split transfer hold time referenced to CAS	tcst	20		20	_	25		ns	
Split transfer hold time referenced to column address	^t AST	35		40		45		ns	
SC to QSF delay time	tsan	_	30		30		30	ns	15
QSF hold time referenced to SC	^t sah	5		5		5		ns	
Serial clock cycle time	tscc	25		30		30	_	ns	
SC pulse width	tsc	5		10	_	10		ns	
SC precharge time	ISCP	10		10	_	10		ns	
SC access time	^t SCA		22	_	25	_	25	ns	15
Serial data-out hold time	tsон	5	_	5		5		ns	
Serial data-in setup time	tsis	0	_	0		0		ns	
Serial data-in hold time	^t sıн	15	_	15		15		ns	
HAS to column address delay time	¹ RAD	15	35	15	40	15	55	ns	
Column address to RAS lead time	†RAL	35		40		45		ns	

HM538253 Series


Serial Read Cycle, Serial Write Cycle

	-7		-8		-10			
Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
tscc	25	_	30		30		ns	
Isc	5		10		10		ns	
tscp	10		10		10		ns	
tSCA		22	_	25		25	ns	15
[†] SEA		20	-	25		25	ns	15
t _{SOH}	5	_	5	-	5		ns	
t _{SHZ}		15	-	20	_	20	ns	5,17
[†] SLZ	0		0		0		ns	5,17
tsis	0		0		0		ns	
t _{SIH}	15		15		15		ns	
tsws	0		0	_	0		ns	
t _{SWH}	15		15		15		ns	,,
tswis	o	_	0	_	0		ns	
tswih	15		15		15		ns	
	tscc tsc tscP tscA tscA tsEA tsOH tsHZ tsIS tsIH tsWS tsWH	Symbol Min tscc 25 tscp 10 tscA — tscA — <td>Symbol Min Max tscc 25 — tsc 5 — tscP 10 — tscA — 22 tsA — 20 tsOH 5 — tsHZ — 15 tsIS 0 — tsIH 15 — tsWH 15 — tsWIS 0 —</td> <td>Symbol Min Max Min tscc 25 — 30 tsc 5 — 10 tscP 10 — 10 tscA — 22 — tseA — 20 — tsoH 5 — 5 tsHZ — 15 — tsis 0 — 0 tsis 0 — 0 tsws 0 — 0 tswh 15 — 15 tswis 0 — 0</td> <td>Symbol Min Max Min Max tscc 25 — 30 — tsc 5 — 10 — tscP 10 — 10 — tscA — 22 — 25 tseA — 20 — 25 tsoH 5 — 5 — tsHZ — 15 — 20 tslx — 0 — — tslx 0 — 0 — tsws 0 — 0 — tswh 15 — 15 — tswis 0 — 0 —</td> <td>Symbol Min Max Min Max Min Max Min tsc 25 — 30 — 30 tsc 5 — 10 — 10 tsc 10 — 10 — 10 tsc 10 — 10 — 10 tsc 22 — 25 — tsc — 20 — 25 — tsoh 5 — 5 — 5 — 5 tshz — 15 — 20 — — 0 tslx 0 — 0 — 0 — 0 tsws 0 — 0 — 0 — 0 tswh 15 — 15 — 15 — 15 tswh 0 — 0 — 0 — 0 <td>Symbol Min Max Min Max Min Max tscc 25 — 30 — 30 — tsc 5 — 10 — 10 — tscP 10 — 10 — 10 — tscA — 22 — 25 — 25 tsA — 20 — 25 — 25 tsOH 5 — 5 — 5 — 5 — tsHZ 0 — 0 — 0 — 20 tsIS 0 — 0 — 0 — 0 — tsws 0 — 0 — 0 — 0 — tsws 0 — 0 — 0 — 0 — tsws 0 — 0 — 0 —<!--</td--><td>Symbol Min Max Min Max Min Max Min Max Unit tscc 25 — 30 — ns tsc 5 — 10 — 10 — ns tscP 10 — 10 — ns ns tscA — 22 — 25 — 25 ns tsA — 20 — 25 — 25 ns tsHZ — 15 — 5 — 5 — ns tsHZ 0 — 0 — 0 — ns tsIS 0 — 0 — 0 — ns tsWs 0 — 0 — 0 — ns tsws 0 — 0 — 0 — ns tsws 0 — 0</td></td></td>	Symbol Min Max tscc 25 — tsc 5 — tscP 10 — tscA — 22 tsA — 20 tsOH 5 — tsHZ — 15 tsIS 0 — tsIH 15 — tsWH 15 — tsWIS 0 —	Symbol Min Max Min tscc 25 — 30 tsc 5 — 10 tscP 10 — 10 tscA — 22 — tseA — 20 — tsoH 5 — 5 tsHZ — 15 — tsis 0 — 0 tsis 0 — 0 tsws 0 — 0 tswh 15 — 15 tswis 0 — 0	Symbol Min Max Min Max tscc 25 — 30 — tsc 5 — 10 — tscP 10 — 10 — tscA — 22 — 25 tseA — 20 — 25 tsoH 5 — 5 — tsHZ — 15 — 20 tslx — 0 — — tslx 0 — 0 — tsws 0 — 0 — tswh 15 — 15 — tswis 0 — 0 —	Symbol Min Max Min Max Min Max Min tsc 25 — 30 — 30 tsc 5 — 10 — 10 tsc 10 — 10 — 10 tsc 10 — 10 — 10 tsc 22 — 25 — tsc — 20 — 25 — tsoh 5 — 5 — 5 — 5 tshz — 15 — 20 — — 0 tslx 0 — 0 — 0 — 0 tsws 0 — 0 — 0 — 0 tswh 15 — 15 — 15 — 15 tswh 0 — 0 — 0 — 0 <td>Symbol Min Max Min Max Min Max tscc 25 — 30 — 30 — tsc 5 — 10 — 10 — tscP 10 — 10 — 10 — tscA — 22 — 25 — 25 tsA — 20 — 25 — 25 tsOH 5 — 5 — 5 — 5 — tsHZ 0 — 0 — 0 — 20 tsIS 0 — 0 — 0 — 0 — tsws 0 — 0 — 0 — 0 — tsws 0 — 0 — 0 — 0 — tsws 0 — 0 — 0 —<!--</td--><td>Symbol Min Max Min Max Min Max Min Max Unit tscc 25 — 30 — ns tsc 5 — 10 — 10 — ns tscP 10 — 10 — ns ns tscA — 22 — 25 — 25 ns tsA — 20 — 25 — 25 ns tsHZ — 15 — 5 — 5 — ns tsHZ 0 — 0 — 0 — ns tsIS 0 — 0 — 0 — ns tsWs 0 — 0 — 0 — ns tsws 0 — 0 — 0 — ns tsws 0 — 0</td></td>	Symbol Min Max Min Max Min Max tscc 25 — 30 — 30 — tsc 5 — 10 — 10 — tscP 10 — 10 — 10 — tscA — 22 — 25 — 25 tsA — 20 — 25 — 25 tsOH 5 — 5 — 5 — 5 — tsHZ 0 — 0 — 0 — 20 tsIS 0 — 0 — 0 — 0 — tsws 0 — 0 — 0 — 0 — tsws 0 — 0 — 0 — 0 — tsws 0 — 0 — 0 — </td <td>Symbol Min Max Min Max Min Max Min Max Unit tscc 25 — 30 — ns tsc 5 — 10 — 10 — ns tscP 10 — 10 — ns ns tscA — 22 — 25 — 25 ns tsA — 20 — 25 — 25 ns tsHZ — 15 — 5 — 5 — ns tsHZ 0 — 0 — 0 — ns tsIS 0 — 0 — 0 — ns tsWs 0 — 0 — 0 — ns tsws 0 — 0 — 0 — ns tsws 0 — 0</td>	Symbol Min Max Min Max Min Max Min Max Unit tscc 25 — 30 — ns tsc 5 — 10 — 10 — ns tscP 10 — 10 — ns ns tscA — 22 — 25 — 25 ns tsA — 20 — 25 — 25 ns tsHZ — 15 — 5 — 5 — ns tsHZ 0 — 0 — 0 — ns tsIS 0 — 0 — 0 — ns tsWs 0 — 0 — 0 — ns tsws 0 — 0 — 0 — ns tsws 0 — 0


Notes: 1. AC measurements assume $t_T = 5$ ns.

- 2. When tRCD > tRCD (max) and tRAD > tRAD (max), access time is specified by tCAC or tAA.
- 3. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Transition time t_T is measured between V_{IH} and V_{IL}.
- 4. Data input must be floating before output buffer is turned on. In read cycle, read-modify-write cycle and delayed write cycle, either t_{DZC} (min) or t_{DZO} (min) must be satisfied.
- 5. t_{OFF1} (max), t_{OFF2} (max), t_{SHZ} (max) and t_{SLZ} (min) are defined as the time at which the output acheives the open circuit condition (VOH - 100 mV, VOL + 100 mV). This parameter is sampled and not 100% tested.
- 6. Assume that t_{RCD} ≤ t_{RCD} (max) and t_{RAD} ≤ t_{RAD} (max). If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
- 7. Measured with a load circuit equivalent to 1 TTL loads and 50 pF.
- 8. When t_{RCD} ≥ t_{RCD} (max) and t_{RAD} ≤ t_{RAD} (max), access time is specified by t_{CAC}.
- 9. When $t_{RCD} \le t_{RCD}$ (max) and $t_{RAD} \ge t_{RAD}$ (max), access time is specified by t_{AA} .
- 10. If either t_{RCH} or t_{RRH} is satisfied, operation is guaranteed.
- 11. When twcs ≥ twcs (min), the cycle is an early write cycle, and VO pins remain in an open circuit (high impedance) condition.
- 12. These parameters are specified by the later falling edge of CAS or WE.
- 13. Either tono (min) or tono (min) must be satisfied because output buffer must be turned off by CAS or OE prior to applying data to the device when output buffer is on.
- 14. When t_{AWD} ≥ t_{AWD} (min) and t_{CWD} ≥ t_{CWD} (min) in read-modify-write cycle, the data of the selected address outputs to an I/O pin and input data is written into the selected address. toDD (min) must be satisfied because output buffer must be turned off by OE prior to applying data to the device.
- 15. Measured with a load circuit equivalent to 1 TTL loads and 30 pF.
- 16. After power-up, pause for 100 µs or more and execute at least 8 initialization cycle (normal memory cycle or refresh cycle), then start operation. Hitachi recommends that 8 initialization cycle is CBRR for internal register reset.
- 17. When t_{SHZ} and t_{SLZ} are measured in the same VCC and Ta condition and tr and tf of SE are less than 5 ns, t_{SHZ} ≤ t_{SLZ} + 5 ns.
- 18. After power-up, QSF output is High-Z, so 1SC cycle is needed to be Low-Z it.
- 19. DSF2 pin is open pin, but Hitachi recommends it is fixed low in all operation for the addition mode in future.

■ Timing Waveforms



:Don't care



Write Cycle

The write cycle state table as shown below is applied to early write, delayed write, page mode write, and read-modify write.

Write Cycle State Table

		RAS	CAS	RAS	RAS	CAS	
	Cycle	DSF1	DSF1	WE	1/0	vo	
Menu		W1	W2	W3	W4	W5	
RWM	Write mask (new/old) Write DQs to I/Os	0 .	0	0	Write mask*1	Valid data	
BWM	Write mask (new/old) Block write	0	1	0	Write mask*2	Column mask*2	
RW	Normal write (no mask)	0	0	1	Don't care*1	Valid data	
BW	Block write (no mask)	0	1	1	Don't care 2	Column mask*2	
LMR	Load write mask resister	1	0	1	Don't care	Write mask data ^{*3}	
LCR	Load color resister	1	1	1	Don't care	Color data	

Note 1

WE	Mode	I/O data/RAS			
Low	New Mask Mode	Mask			
	Persistent Mask Mode	Don't care (mask register used)			
High	No mask	Don't care			


I/O Mask Data (In new mask mode)

Low: Mask High: Non Mask


In persistent mask mode, I/O don't care

Note 2: reference Figure 2 use of Block Write Note 3: I/O Write Mask Data


Low: Mask High: Non mask




W1 to W5: See Write Cycle State Table for the logic states.



W1 to W5: See Write Cycle State Table for the logic states.



W1 to W5: See Write Cycle State Table for the logic states.




W1 to W5: See Write Cycle State Table for the locgic states.

:Don't care


:Don't care


Read- Modify-Write Cycle





W1 to W5: See Write Cycle State Table for the logic states.


• RAS-Only Refresh Cycle












Note: 1. State of DSF1 at falling edge of $\overline{\text{CAS}}$


DSF1


State	0	1
Accessed	Mask Data	Color Data
Data	(LMR)	(LCR)

:Don't care



:Don't care






Note: 1. I/O Mask Data (In new mask mode)


Low: Mask High: Non Mask

 $I/\tilde{0}$: Don't care in persistent mask mode.

:Don't care



Notes: 1. Ym is the SAM start address in before SRT. 2. Bi, Bj initiate the boundary address.



Notes: 1. Ym is the SAM start address in before SRWT.


2. Bi, Bj initiate the boundary address.


3. I/O Mask Data (In new mask mode)


Low: Mask High: Non Mask

 $I/\tilde{0}$: Don't care in persistent mask mode.

Serial Read Cycle








Package Outline

Unit: mm


HM538253J Series (CP-40D)




Package Outline (cont)

Unit: mm

HM538253TT Serles (TTP-40DA)



HM538253RR Series (TTP-40DAR)



When using this document, keep the following in mind:

- This document may, wholly or partially, be subject to change without notice.
- All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
- Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
- Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
- 5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
- 6. MEDICAL APPLICATIONS: Hitachi's products are not authorized for use in MEDICAL APPLICATIONS without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, butt is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales office when planning to use the products in MEDICAL APPLICATIONS.

Hitachi, Ltd.

For inquiry write to:

SAN FRANCISCO Henchi America, Ltd. miconductor & IC 2000 Sierra Point Parkway

Brisbane, CA 94005-1819

: 415-589-8300 : 415-583-4207

MUNHEN Hinchi Europe Ombil Electronic Components Division

Central European Headquarters Harm-Pireci-Straße 10A. 8013 Hear bei München, West Germany

Tel: 089-4614-0 Telex: 5-22593 (hitc d) Pax : 089-463068

Semiconductor & Integrated Circuits Div.

New Marunouchi Bidg., 5-1 Marunouchi 1-chome, Chiyoda-ka, Tokyo, 100, Japan

Tel: Tokyo (03) 212-1111

Telex: J22395, J22A32, J2A491, J26375 (HITACHY) Pax: 03-214-3158 Cable: HTTACHY TOKYO

LONDON

Hitachi Europe Ltd.

Electronic Components Division

Northern Europe Headquarters

21, Upton Road, Watford,

Herts WD17TB, U.K. Tel: 0923-246488

Telecom Gold: 265871 MONREF G

ATTN 76 (HEC010) Telex: 936293 (HITTEC C)

Pax: 0923-224422

HONG KONG

Hitachi Electronic Components

(Asia), Lad.

Unit 512-513, 5/F North Tower

World Pinance Centre

Habour City, Canton Road, Taim Sha Trui

Kowloos, Hong Kong

Tel: 3-7219218-9, 7220698-9

Telex: 40815 (HITBC HX)

Revision Record

Rev.	Date	Contents of Modification	Drawn by	Approved by
0	Apr. 26, 1991	Initial issue	S.Ishikawa	K.Oishi
	Son 27 1001	Addition of HM538253TT/RR series.	S.Ishikawa	M. Yamamura
1	Sep. 27, 1991	Addition of HM538253-7		
		Change of Low Power (Active)		
		RAM: 633 mW (max) → 715 mW (max)		
		SAM: 385 mW (max) → 468 mW (max)		
		Pin Descriptioon		
		Addition of No lead		
		Change of stopping column boundary table.		
		Addition of note 17 for AC characteristics.		
		Addition of note for Masked Write Transfer Cycle and Masked Split Transfer Cycle.		
		Pin Arrangement		
	•	Addition of TSOP		
		Operation of HM538253		
		Change of Mask Resister Set/Read Cycle		
	-	and DSF1 low → and DSF1 high		
		Figure 1/Figure 2: Change of DSF1		
		Figure 2: Address Mask — Column Mask		
		Addition of note for DC Characteristics		
		Capacitance Change of V _{CC} range: 5 V → 5 V ± 10%		
		AC Characteristics		
		Addition of Output load t _{RAH} : 15 ns (min) \longrightarrow 10 ns (min)		
		t _{RCD} : 25 ns (min) — ≥ 20 ns (min)		
		tRCD: 25 its (min) = 20 its (min)		
		t _{DTH} : 15 ns (min) → 10 ns (min)		
		t _{RFH} : 15 ns (min) → 10 ns (min)		
		t_{RAD} : 20 ns (min) \rightarrow 15 ns (min)		
		i _{RWL} : 25 ns (min) → 20 ns (min)		
	•	t _{CWL} : 25 ns (min) → 20 ns (min)		
		t _{WH} : 15 ns (min) → 10 ns (min)		
		t _{MH} : 15 ns (min) → 10 ns (min)		•
		t _{RWC} : 235 ns (min) → 230 ns (min)		
		t _{RWS} : 155 ns (min) → 150 ns (min)		
		t _{CWD} : 55 ns (min) → 50 ns (min)		
		t _{AWD} : 75 ns (min) → 70 ns (min)		
		(AWD: 73 ns (min) - 70 ns (min)		
		t _{RAD} : 20 ns (min) → 15 ns (min)		
		t _{RWL} : 25 ns (min) → 20 ns (min)		
		t _{CWL} : 25 ns (min) → 20 ns (min)		
		t _{CHR} : 15/20 ns (min) - 10/10 ns (min)		

Revision Record (cont)

Rev.	Date	Contents of Modification	Drawn by	Approved by		
1	Sep. 27, 1991	AC Characteristics (cont)	S.Ishikawa	M. Yamamura		
	•	t _{RDH} : 70 ns (min) → 65 ns (min)				
	•	t _{ADH} : 35 ns (min) → 30 ns (min)				
		t _{DTP} : 30 ns (min) → 20 ns (min)				
		t _{DRD} : 90 ns (min) → 80 ns (min)	•			
		t _{SRH} : 90 ns (min) —➤ 80 ns (min)				
		t _{SCH} : 30 ns (min) → 25 ns (min)				
		t _{RAD} : 20 ns (min) → 15 ns (min) (P25/P27)				
		Change of note 5				
		V _{OH} : -200 mV → -100 mV				
		V _{OL} : +200 mV → +100 mV				
		Change of note 17				
		t_{SLZ} are in the same \longrightarrow t_{SLZ} are measured in the same				
		Addition of note for Write Cycle State Table				
		Change of BWM/BW: Address mask → Column mask				
		Change of package dimensions: HM538253TT Ser	ries (TTP 40D	A), (AR)		
		HM538253RR Series (TTP 40DAR) Change of Timing waveforms				
2	Apr. 2, 1992	2 Change of Cycle time				
	•	RAM: 135 ns (min) → 130 ns (min)				
		Change of Block Write cycle				
		DSF1 high at the falling edge of CAS and WE	of CAS			
		→ DSF1 high and WE low at the falling edge Addition of note for Stopping Column in Split Tra	nsfer Cycle			
		Addition of note for Register Reset Cycle				
		AC Characteristics				
		Change of Out put load:				
		SAM ITTL + CL(30 pF) → SAM, QSF ITT	L + CL(30 pF)		
		(RC: 135 ns (min) → 130 ns (min)				
		t _{RP} : 55 ns (min) → 50 ns (min)				
		t_{OFF2} : 20 ns (max) \longrightarrow 15 ns (max)				
		tWCH/tCAH/tCFH: 15 ns (min) → 12 ns (min)			
		t _{DH} : 15 ns (min) → 12 ns (min) (P22/ P23)				
		t _{OEH} : 20 ns (min) → 15 ns (min) (P22/ P23)				
		t _{ODD} : 20 ns (min) → 15 ns (min)				
		t _{DRD} : 65 ns (min) → 60 ns (min)				
		t _{RWC} : 185 ns (min) → 180 ns (min)				
		t _{DOD} : 35 ns (max) → 30 ns (max)				
		Addition of notes 15 for t _{ROD} /t _{CQD}				
		Change of notes for tDQD/tRQD/ tCQD/ tSQD: n	otos 7 —— no	tac 15		

HM538253 Series

Revision Record (cont)

Rev.	Date	Contents of Modification	Drawn by	Approved by
2	Apr. 2, 1992	AC Characteristics (cont) t _{SEA} : 22 ns (max) → 20 ns (max) t _{SHZ} : 20 ns (max) → 15 ns (max) Addition of note 16, 18, 19 for AC Characteristic Change of Timing Waveforms		M. JAMA MURA