

---

# HM5164805 Series

# HM5165805 Series

64 M EDO DRAM (8-Mword × 8-bit)  
8 k Refresh/4 k Refresh

# HITACHI

ADE-203-808B (Z)  
Rev. 1.0  
Feb. 27, 1998

---

## Description

The Hitachi HM5164805 Series, HM5165805 Series are 64M-bit dynamic RAMs organized as 8,388,608-word × 8-bit. They have realized high performance and low power by employing CMOS process technology. HM5164805 Series, HM5165805 Series offer Extended Data Out (EDO) Page Mode as a high speed access mode. They have the package variation of standard 32-pin plastic SOJ and standard 32-pin plastic TSOPII.

## Features

- Single 3.3 V supply: 3.3 V ± 0.3 V
- Access time: 50 ns/60 ns (max)
- Power dissipation
  - Active: 414 mW/378 mW (max) (HM5164805 Series)  
: 486 mW/414 mW (max) (HM5165805 Series)
  - Standby: 1.8 mW (max) (CMOS interface)  
: 0.54 mW (max) (L-version)
- EDO page mode capability
- Refresh cycles
  - $\overline{\text{RAS}}$ -only refresh
    - 8192 cycles /64 ms (HM5164805)  
/128 ms (HM5164805L) (L-version)
    - 4096 cycles /64 ms (HM5165805)  
/128 ms (HM5165805L) (L-version)

---

## HM5164805 Series, HM5165805 Series

---

- CBR/Hidden refresh  
4096 cycles /64 ms (HM5164805, HM5165805)  
/128 ms (HM5164805L, HM5165805L) (L-version)
- 4 variations of refresh
  - $\overline{\text{RAS}}$ -only refresh
  - CAS-before- $\overline{\text{RAS}}$  refresh
  - Hidden refresh
  - Self refresh (L-version)
- Battery backup operation (L-version)


### Ordering Information

Type No.	Access time	Package
HM5164805J-5	50 ns	400-mil 32-pin plastic SOJ (CP-32DC)
HM5164805J-6	60 ns	
HM5164805LJ-5	50 ns	
HM5164805LJ-6	60 ns	
HM5165805J-5	50 ns	
HM5165805J-6	60 ns	
HM5165805LJ-5	50 ns	
HM5165805LJ-6	60 ns	
HM5164805TT-5	50 ns	400-mil 32-pin plastic TSOP II (TTP-32DC)
HM5164805TT-6	60 ns	
HM5164805LTT-5	50 ns	
HM5164805LTT-6	60 ns	
HM5165805TT-5	50 ns	
HM5165805TT-6	60 ns	
HM5165805LTT-5	50 ns	
HM5165805LTT-6	60 ns	

---

## HM5164805 Series, HM5165805 Series

### Pin Arrangement (HM5164805 Series)




### Pin Description

Pin name	Function
A0 to A12	Address input <ul style="list-style-type: none"> <li>• Row/Refresh address      A0 to A12</li> <li>• Column address      A0 to A9</li> </ul>
I/O0 to I/O7	Data input/output
$\overline{\text{RAS}}$	Row address strobe
$\overline{\text{CAS}}$	Column address strobe
$\overline{\text{WE}}$	Write enable
$\overline{\text{OE}}$	Output enable
V <sub>CC</sub>	Power supply
V <sub>SS</sub>	Ground
NC	No connection

## HM5164805 Series, HM5165805 Series

### Pin Arrangement (HM5165805 Series)




### Pin Description

Pin name	Function
A0 to A11	Address input <ul style="list-style-type: none"> <li>• Row/Refresh address A0 to A11</li> <li>• Column address A0 to A10</li> </ul>
I/O0 to I/O7	Data input/output
$\overline{RAS}$	Row address strobe
$\overline{CAS}$	Column address strobe
$\overline{WE}$	Write enable
$\overline{OE}$	Output enable
V <sub>CC</sub>	Power supply
V <sub>SS</sub>	Ground
NC	No connection

**HM5164805 Series, HM5165805 Series**

**Block Diagram (HM5164805 Series)**




---

# HM5164805 Series, HM5165805 Series

---

## Block Diagram (HM5165805 Series)



## HM5164805 Series, HM5165805 Series

### Operation Table

$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{WE}}$	$\overline{\text{OE}}$	I/O 0 to I/O 7	Operation
H	×	×	×	High-Z	Standby
L	L	H	L	Dout	Read cycle
L	L	L <sup>*2</sup>	×	Din	Early write cycle
L	L	L <sup>*2</sup>	H	Din	Delayed write cycle
L	L	H to L	L to H	Dout/Din	Read-modify-write cycle
L	H	×	×	High-Z	$\overline{\text{RAS}}$ -only refresh cycle
H to L	L	H	×	High-Z	$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle or Self refresh cycle (L-version)
L	L	H	H	High-Z	Read cycle (Output disabled)

Notes: 1. H:  $V_{IH}$  (inactive), L:  $V_{IL}$  (active), ×:  $V_{IH}$  or  $V_{IL}$

2.  $t_{WCS} \geq 0$  ns: Early write cycle

$t_{WCS} < 0$  ns: Delayed write cycle

### Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Terminal voltage on any pin relative to $V_{SS}$	$V_T$	-0.5 to $V_{CC} + 0.5$ ( $\leq 4.6$ V (max))	V
Power supply voltage relative to $V_{SS}$	$V_{CC}$	-0.5 to +4.6	V
Short circuit output current	$I_{out}$	50	mA
Power dissipation	$P_T$	1.0	W
Storage temperature	Tstg	-55 to +125	°C

### DC Operating Conditions

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Supply voltage	$V_{CC}$	3.0	3.3	3.6	V	1, 2
	$V_{SS}$	0	0	0	V	2
Input high voltage	$V_{IH}$	2.0	—	$V_{CC} + 0.3$	V	1
Input low voltage	$V_{IL}$	-0.3	—	0.8	V	1
Ambient temperature range	Ta	0	—	70	°C	

Notes: 1. All voltage referred to  $V_{SS}$ .

2. The supply voltage with all  $V_{CC}$  pins must be on the same level. The supply voltage with all  $V_{SS}$  pins must be on the same level.

## HM5164805 Series, HM5165805 Series

### DC Characteristics (HM5164805 Series)

Parameter	Symbol	HM5164805				Unit	Test conditions
		-5		-6			
		Min	Max	Min	Max		
Operating current <sup>*1, *2</sup>	$I_{CC1}$	—	115	—	105	mA	$t_{RC} = \text{min}$
Standby current	$I_{CC2}$	—	2	—	2	mA	TTL interface $\overline{RAS}, \overline{CAS} = V_{IH}$ Dout = High-Z
		—	0.5	—	0.5	mA	CMOS interface $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}$ Dout = High-Z
Standby current (L-version)	$I_{CC2}$	—	150	—	150	$\mu\text{A}$	CMOS interface $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}$ Dout = High-Z
$\overline{RAS}$ -only refresh current <sup>*2</sup>	$I_{CC3}$	—	115	—	105	mA	$t_{RC} = \text{min}$
Standby current <sup>*1</sup>	$I_{CC5}$	—	5	—	5	mA	$\overline{RAS} = V_{IH}, \overline{CAS} = V_{IL}$ Dout = enable
$\overline{CAS}$ -before- $\overline{RAS}$ refresh current	$I_{CC6}$	—	115	—	105	mA	$t_{RC} = \text{min}$
EDO page mode current <sup>*1, *3</sup>	$I_{CC7}$	—	110	—	100	mA	$\overline{RAS} = V_{IL}, \overline{CAS}$ cycle, $t_{HPC} = t_{HPC} \text{ min}$
Battery backup current <sup>*4</sup> (Standby with CBR refresh) (L-version)	$I_{CC10}$	—	500	—	500	$\mu\text{A}$	CMOS interface Dout = High-Z CBR refresh: $t_{RC} = 31.3 \mu\text{s}$ $t_{RAS} \geq 0.3 \mu\text{s}$
Self refresh mode current (L-version)	$I_{CC11}$	—	400	—	400	$\mu\text{A}$	CMOS interface $\overline{RAS}, \overline{CAS} \leq 0.2 \text{ V}$ Dout = High-Z
Input leakage current	$I_{LI}$	-5	5	-5	5	$\mu\text{A}$	$0 \text{ V} \leq V_{in} \leq V_{CC} + 0.3 \text{ V}$
Output leakage current	$I_{LO}$	-5	5	-5	5	$\mu\text{A}$	$0 \text{ V} \leq V_{out} \leq V_{CC}$ Dout = disable
Output high voltage	$V_{OH}$	2.4	$V_{CC}$	2.4	$V_{CC}$	V	High Iout = -2 mA
Output low voltage	$V_{OL}$	0	0.4	0	0.4	V	Low Iout = 2 mA

Notes: 1.  $I_{CC}$  depends on output load condition when the device is selected.  $I_{CC}$  max is specified at the output open condition.

2. Address can be changed once or less while  $\overline{RAS} = V_{IL}$ .

3. Measured with one sequential address change per EDO cycle,  $t_{HPC}$ .

4.  $V_{IH} \geq V_{CC} - 0.2 \text{ V}$ ,  $0 \text{ V} \leq V_{IL} \leq 0.2 \text{ V}$ .



## HM5164805 Series, HM5165805 Series

### DC Characteristics (HM5165805 Series)

Parameter	Symbol	HM5165805				Unit	Test conditions
		-5		-6			
		Min	Max	Min	Max		
Operating current <sup>*1, *2</sup>	$I_{CC1}$	—	135	—	115	mA	$t_{RC} = \min$
Standby current	$I_{CC2}$	—	2	—	2	mA	TTL interface $\overline{RAS}, \overline{CAS} = V_{IH}$ Dout = High-Z
		—	0.5	—	0.5	mA	CMOS interface $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 V$ Dout = High-Z
Standby current (L-version)	$I_{CC2}$	—	150	—	150	$\mu A$	CMOS interface $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 V$ Dout = High-Z
$\overline{RAS}$ -only refresh current <sup>*2</sup>	$I_{CC3}$	—	135	—	115	mA	$t_{RC} = \min$
Standby current <sup>*1</sup>	$I_{CC5}$	—	5	—	5	mA	$\overline{RAS} = V_{IH}, \overline{CAS} = V_{IL}$ Dout = enable
$\overline{CAS}$ -before- $\overline{RAS}$ refresh current	$I_{CC6}$	—	135	—	115	mA	$t_{RC} = \min$
EDO page mode current <sup>*1, *3</sup>	$I_{CC7}$	—	110	—	100	mA	$\overline{RAS} = V_{IL}, \overline{CAS}$ cycle, $t_{HPC} = t_{HPC} \min$
Battery backup current <sup>*4</sup> (Standby with CBR refresh) (L-version)	$I_{CC10}$	—	500	—	500	$\mu A$	CMOS interface Dout = High-Z CBR refresh: $t_{RC} = 31.3 \mu s$ $t_{RAS} \leq 0.3 \mu s$
Self refresh mode current (L-version)	$I_{CC11}$	—	400	—	400	$\mu A$	CMOS interface $\overline{RAS}, \overline{CAS} \leq 0.2 V$ Dout = High-Z
Input leakage current	$I_{LI}$	-5	5	-5	5	$\mu A$	$0 V \leq Vin \leq V_{CC} + 0.3 V$
Output leakage current	$I_{LO}$	-5	5	-5	5	$\mu A$	$0 V \leq Vout \leq V_{CC}$ Dout = disable
Output high voltage	$V_{OH}$	2.4	$V_{CC}$	2.4	$V_{CC}$	V	High Iout = -2 mA
Output low voltage	$V_{OL}$	0	0.4	0	0.4	V	Low Iout = 2 mA

Notes: 1.  $I_{CC}$  depends on output load condition when the device is selected.  $I_{CC}$  max is specified at the output open condition.

2. Address can be changed once or less while  $\overline{RAS} = V_{IL}$ .

3. Measured with one sequential address change per EDO cycle,  $t_{HPC}$ .

4.  $V_{IH} \geq V_{CC} - 0.2 V, 0 V \leq V_{IL} \leq 0.2 V$ .

---

## HM5164805 Series, HM5165805 Series

---

Capacitance ( $T_a = 25\text{ }^\circ\text{C}$ ,  $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ )

Parameter	Symbol	Typ	Max	Unit	Notes
Input capacitance (Address)	$C_{i1}$	—	5	pF	1
Input capacitance (Clocks)	$C_{i2}$	—	7	pF	1
Output capacitance (Data-in, Data-out)	$C_{iO}$	—	7	pF	1, 2

Notes : 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}} = V_{IH}$  to disable Dout.

## HM5164805 Series, HM5165805 Series

**AC Characteristics** ( $T_a = 0$  to  $+70_{\text{C}}$ ,  $V_{\text{CC}} = 3.3 \text{ V} \pm 0.3 \text{ V}$ ,  $V_{\text{SS}} = 0 \text{ V}$ ) \*<sup>1</sup>, \*<sup>2</sup>, \*<sup>19</sup>

### Test Conditions

- Input rise and fall time: 2 ns
- Input pulse levels:  $V_{\text{IL}} = 0 \text{ V}$ ,  $V_{\text{IH}} = 3.0 \text{ V}$
- Input timing reference levels: 0.8 V, 2.0 V
- Output timing reference levels: 0.8 V, 2.0 V
- Output load: 1 TTL gate +  $C_L$  (100 pF) (Including scope and jig)

**Read, Write, Read-Modify-Write and Refresh Cycles** (Common parameters)

Parameter	Symbol	HM5164805/HM5165805				Unit	Notes
		-5		-6			
		Min	Max	Min	Max		
Random read or write cycle time	$t_{\text{RC}}$	84	—	104	—	ns	
$\overline{\text{RAS}}$ precharge time	$t_{\text{RP}}$	30	—	40	—	ns	
$\overline{\text{CAS}}$ precharge time	$t_{\text{CP}}$	8	—	10	—	ns	
$\overline{\text{RAS}}$ pulse width	$t_{\text{RAS}}$	50	10000	60	10000	ns	
$\overline{\text{CAS}}$ pulse width	$t_{\text{CAS}}$	8	10000	10	10000	ns	
Row address setup time	$t_{\text{ASR}}$	0	—	0	—	ns	
Row address hold time	$t_{\text{RAH}}$	8	—	10	—	ns	
Column address setup time	$t_{\text{ASC}}$	0	—	0	—	ns	
Column address hold time	$t_{\text{CAH}}$	8	—	10	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	$t_{\text{RCD}}$	12	37	14	45	ns	3
$\overline{\text{RAS}}$ to column address delay time	$t_{\text{RAD}}$	10	25	12	30	ns	4
$\overline{\text{RAS}}$ hold time	$t_{\text{RSH}}$	13	—	15	—	ns	
$\overline{\text{CAS}}$ hold time	$t_{\text{CSH}}$	35	—	40	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	$t_{\text{CRP}}$	5	—	5	—	ns	
$\overline{\text{OE}}$ to Din delay time	$t_{\text{OED}}$	13	—	15	—	ns	5
$\overline{\text{OE}}$ delay time from Din	$t_{\text{DZO}}$	0	—	0	—	ns	6
$\overline{\text{CAS}}$ delay time from Din	$t_{\text{DZC}}$	0	—	0	—	ns	6
Transition time (rise and fall)	$t_{\text{T}}$	2	50	2	50	ns	7

## HM5164805 Series, HM5165805 Series

### Read Cycle

Parameter	Symbol	HM5164805/HM5165805				Unit	Notes
		-5		-6			
		Min	Max	Min	Max		
Access time from $\overline{\text{RAS}}$	$t_{\text{RAC}}$	—	50	—	60	ns	8, 9
Access time from $\overline{\text{CAS}}$	$t_{\text{CAC}}$	—	13	—	15	ns	9, 10, 17
Access time from address	$t_{\text{AA}}$	—	25	—	30	ns	9, 11, 17
Access time from $\overline{\text{OE}}$	$t_{\text{OEA}}$	—	13	—	15	ns	9
Read command setup time	$t_{\text{RCS}}$	0	—	0	—	ns	
Read command hold time to $\overline{\text{CAS}}$	$t_{\text{RCH}}$	0	—	0	—	ns	12
Read command hold time from $\overline{\text{RAS}}$	$t_{\text{RCHR}}$	50	—	60	—	ns	
Read command hold time to $\overline{\text{RAS}}$	$t_{\text{RRH}}$	0	—	0	—	ns	12
Column address to $\overline{\text{RAS}}$ lead time	$t_{\text{RAL}}$	25	—	30	—	ns	
Column address to $\overline{\text{CAS}}$ lead time	$t_{\text{CAL}}$	15	—	18	—	ns	
$\overline{\text{CAS}}$ to output in low-Z	$t_{\text{CLZ}}$	0	—	0	—	ns	
Output data hold time	$t_{\text{OH}}$	3	—	3	—	ns	21
Output data hold time from $\overline{\text{OE}}$	$t_{\text{OHO}}$	3	—	3	—	ns	
Output buffer turn-off time	$t_{\text{OFF}}$	—	13	—	15	ns	13, 21
Output buffer turn-off to $\overline{\text{OE}}$	$t_{\text{OEZ}}$	—	13	—	15	ns	13
$\overline{\text{CAS}}$ to Din delay time	$t_{\text{CDD}}$	13	—	15	—	ns	5
Output data hold time from $\overline{\text{RAS}}$	$t_{\text{OHR}}$	3	—	3	—	ns	21
Output buffer turn-off to $\overline{\text{RAS}}$	$t_{\text{OFR}}$	—	13	—	15	ns	13, 21
Output buffer turn-off to $\overline{\text{WE}}$	$t_{\text{WEZ}}$	—	13	—	15	ns	13
$\overline{\text{WE}}$ to Din delay time	$t_{\text{WED}}$	13	—	15	—	ns	
$\overline{\text{RAS}}$ to Din delay time	$t_{\text{RDD}}$	13	—	15	—	ns	

## HM5164805 Series, HM5165805 Series

### Write Cycle

Parameter	Symbol	HM5164805/HM5165805				Unit	Notes
		-5		-6			
		Min	Max	Min	Max		
Write command setup time	$t_{WCS}$	0	—	0	—	ns	14
Write command hold time	$t_{WCH}$	8	—	10	—	ns	
Write command pulse width	$t_{WCP}$	8	—	10	—	ns	
Write command to $\overline{RAS}$ lead time	$t_{RWL}$	13	—	15	—	ns	
Write command to $\overline{CAS}$ lead time	$t_{CWL}$	8	—	10	—	ns	
Data-in setup time	$t_{DS}$	0	—	0	—	ns	15
Data-in hold time	$t_{DH}$	8	—	10	—	ns	15

### Read-Modify-Write Cycle

Parameter	Symbol	HM5164805/HM5165805				Unit	Notes
		-5		-6			
		Min	Max	Min	Max		
Read-modify-write cycle time	$t_{RWC}$	116	—	140	—	ns	
$\overline{RAS}$ to $\overline{WE}$ delay time	$t_{RWD}$	67	—	79	—	ns	14
$\overline{CAS}$ to $\overline{WE}$ delay time	$t_{CWD}$	30	—	34	—	ns	14
Column address to $\overline{WE}$ delay time	$t_{AWD}$	42	—	49	—	ns	14
$\overline{OE}$ hold time from $\overline{WE}$	$t_{OEH}$	13	—	15	—	ns	

### Refresh Cycle

Parameter	Symbol	HM5164805/HM5165805				Unit	Notes
		-5		-6			
		Min	Max	Min	Max		
$\overline{CAS}$ setup time (CBR refresh cycle)	$t_{CSR}$	5	—	5	—	ns	
$\overline{CAS}$ hold time (CBR refresh cycle)	$t_{CHR}$	8	—	10	—	ns	
$\overline{WE}$ setup time (CBR refresh cycle)	$t_{WRP}$	0	—	0	—	ns	
$\overline{WE}$ hold time (CBR refresh cycle)	$t_{WRH}$	8	—	10	—	ns	
$\overline{RAS}$ precharge to $\overline{CAS}$ hold time	$t_{RPC}$	5	—	5	—	ns	

## HM5164805 Series, HM5165805 Series

### EDO Page Mode Cycle

Parameter	Symbol	HM5164805/HM5165805				Unit	Notes
		-5		-6			
		Min	Max	Min	Max		
EDO page mode cycle time	$t_{HPC}$	20	—	25	—	ns	20
EDO page mode $\overline{RAS}$ pulse width	$t_{RASP}$	—	100000	—	100000	ns	16
Access time from $\overline{CAS}$ precharge	$t_{CPA}$	—	28	—	35	ns	9, 17
$\overline{RAS}$ hold time from $\overline{CAS}$ precharge	$t_{CPRH}$	28	—	35	—	ns	
Output data hold time from $\overline{CAS}$ low	$t_{DOH}$	3	—	3	—	ns	9, 22
$\overline{CAS}$ hold time referred $\overline{OE}$	$t_{COL}$	8	—	10	—	ns	
$\overline{CAS}$ to $\overline{OE}$ setup time	$t_{COP}$	5	—	5	—	ns	
Read command hold time from $\overline{CAS}$ precharge	$t_{RCHC}$	28	—	35	—	ns	
Write pulse width during $\overline{CAS}$ precharge	$t_{WPE}$	8	—	10	—	ns	
$\overline{OE}$ precharge time	$t_{OEP}$	8	—	10	—	ns	

### EDO Page Mode Read-Modify-Write Cycle

Parameter	Symbol	HM5164805/HM5165805				Unit	Notes
		-5		-6			
		Min	Max	Min	Max		
EDO page mode read-modify-write cycle time	$t_{HPRWC}$	57	—	68	—	ns	
$\overline{WE}$ delay time from $\overline{CAS}$ precharge	$t_{CPW}$	45	—	54	—	ns	14

### Refresh (HM5164805 Series)

Parameter	Symbol	Max	Unit	Notes
Refresh period	$t_{REF}$	64	ms	8192 cycles
Refresh period (L-version)	$t_{REF}$	128	ms	8192 cycles

### Refresh (HM5165805 Series)

Parameter	Symbol	Max	Unit	Notes
Refresh period	$t_{REF}$	64	ms	4096 cycles
Refresh period (L-version)	$t_{REF}$	128	ms	4096 cycles

## HM5164805 Series, HM5165805 Series

### Self Refresh Mode (L-version)

Parameter	Symbol	HM5164805L/HM5165805L				Unit	Notes
		-5		-6			
		Min	Max	Min	Max		
$\overline{\text{RAS}}$ pulse width (self refresh)	$t_{\text{RASS}}$	100	—	100	—	$\mu\text{s}$	26
$\overline{\text{RAS}}$ precharge time (self refresh)	$t_{\text{RPS}}$	90	—	110	—	ns	26
$\overline{\text{CAS}}$ hold time (self refresh)	$t_{\text{CHS}}$	-50	—	-50	—	ns	

- Notes:
- AC measurements assume  $t_T = 2$  ns.
  - An initial pause of 200  $\mu\text{s}$  is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing  $\overline{\text{RAS}}$ -only refresh or  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh).
  - Operation with the  $t_{\text{RCD}}$  (max) limit insures that  $t_{\text{RAC}}$  (max) can be met,  $t_{\text{RCD}}$  (max) is specified as a reference point only; if  $t_{\text{RAD}}$  is greater than the specified  $t_{\text{RCD}}$  (max) limit, then the access time is controlled exclusively by  $t_{\text{CAC}}$ .
  - Operation with the  $t_{\text{RAD}}$  (max) limit insures that  $t_{\text{RAC}}$  (max) can be met,  $t_{\text{RAD}}$  (max) is specified as a reference point only; if  $t_{\text{RAD}}$  is greater than the specified  $t_{\text{RAD}}$  (max) limit, then access time is controlled exclusively by  $t_{\text{AA}}$ .
  - Either  $t_{\text{OED}}$  or  $t_{\text{ODD}}$  must be satisfied.
  - Either  $t_{\text{DZO}}$  or  $t_{\text{DZC}}$  must be satisfied.
  - $V_{\text{IH}}$  (min) and  $V_{\text{IL}}$  (max) are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{\text{IH}}$  (min) and  $V_{\text{IL}}$  (max).
  - Assumes that  $t_{\text{RCD}} \leq t_{\text{RCD}}$  (max) and  $t_{\text{RAD}} \leq t_{\text{RAD}}$  (max). If  $t_{\text{RCD}}$  or  $t_{\text{RAD}}$  is greater than the maximum recommended value shown in this table,  $t_{\text{RAC}}$  exceeds the value shown.
  - Measured with a load circuit equivalent to 1 TTL loads and 100 pF.
  - Assumes that  $t_{\text{RCD}} \geq t_{\text{RCD}}$  (max) and  $t_{\text{RCD}} + t_{\text{CAC}}$  (max)  $\geq t_{\text{RAD}} + t_{\text{AA}}$  (max).
  - Assumes that  $t_{\text{RAD}} \geq t_{\text{RAD}}$  (max) and  $t_{\text{RCD}} + t_{\text{CAC}}$  (max)  $\leq t_{\text{RAD}} + t_{\text{AA}}$  (max).
  - Either  $t_{\text{RCH}}$  or  $t_{\text{RRH}}$  must be satisfied for a read cycles.
  - $t_{\text{OFF}}$  (max),  $t_{\text{OEZ}}$  (max),  $t_{\text{WEZ}}$  (max) and  $t_{\text{OFR}}$  (max) define the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.
  - $t_{\text{WCS}}$ ,  $t_{\text{RWD}}$ ,  $t_{\text{CWD}}$ ,  $t_{\text{AWD}}$  and  $t_{\text{CPW}}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if  $t_{\text{WCS}} \geq t_{\text{WCS}}$  (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if  $t_{\text{RWD}} \geq t_{\text{RWD}}$  (min),  $t_{\text{CWD}} \geq t_{\text{CWD}}$  (min), and  $t_{\text{AWD}} \geq t_{\text{AWD}}$  (min), or  $t_{\text{CWD}} \geq t_{\text{CWD}}$  (min),  $t_{\text{AWD}} \geq t_{\text{AWD}}$  (min) and  $t_{\text{CPW}} \geq t_{\text{CPW}}$  (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
  - $t_{\text{DS}}$  and  $t_{\text{DH}}$  are referred to  $\overline{\text{CAS}}$  leading edge in early write cycles and to  $\overline{\text{WE}}$  leading edge in delayed write or read-modify-write cycles.
  - $t_{\text{RASP}}$  defines  $\overline{\text{RAS}}$  pulse width in EDO page mode cycles.
  - Access time is determined by the longest among  $t_{\text{AA}}$ ,  $t_{\text{CAC}}$  and  $t_{\text{CPA}}$ .
  - In delayed write or read-modify-write cycles,  $\overline{\text{OE}}$  must disable output buffer prior to applying data to the device.
  - When output buffers are enabled once, sustain the low impedance state until valid data is obtained. When output buffer is turned on and off within a very short time, generally it causes large  $V_{\text{CC}}/V_{\text{SS}}$  line noise, which causes to degrade  $V_{\text{IH}}$  min/ $V_{\text{IL}}$  max level.

---

## HM5164805 Series, HM5165805 Series


---

20.  $t_{\text{HPC}}$  (min) can be achieved during a series of EDO page mode write cycles or EDO page mode read cycles. If both write and read operation are mixed in a EDO page mode  $\overline{\text{RAS}}$  cycle (EDO page mode mix cycle (1), (2)), minimum value of  $\overline{\text{CAS}}$  cycle ( $t_{\text{CAS}} + t_{\text{CP}} + 2 t_{\text{T}}$ ) becomes greater than the specified  $t_{\text{HPC}}$  (min) value. The value of  $\overline{\text{CAS}}$  cycle time of mixed EDO page mode is shown in EDO page mode mix cycle (1) and (2).
21. Data output turns off and becomes high impedance from later rising edge of  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$ . Hold time and turn off time are specified by the timing specifications of later rising edge of  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  between  $t_{\text{OHR}}$  and  $t_{\text{OH}}$  and between  $t_{\text{OFR}}$  and  $t_{\text{OFF}}$ .
22.  $t_{\text{DOH}}$  defines the time at which the output level go cross.  $V_{\text{OL}} = 0.8 \text{ V}$ ,  $V_{\text{OH}} = 2.0 \text{ V}$  of output timing reference level.
23. Before and after self refresh mode, execute CBR refresh to all refresh addresses in or within 64 ms period on the condition a and b below.
  - a. Enter self refresh mode within 15.6  $\mu\text{s}$  after either burst refresh or distributed refresh at equal interval to all refresh addresses are completed.
  - b. Start burst refresh or distributed refresh at equal interval to all refresh addresses within 15.6 $\mu\text{s}$  after exiting from self refresh mode.
24. In case of entering from  $\overline{\text{RAS}}$ -only-refresh, it is necessary to execute CBR refresh before and after self refresh mode according as note 23.
25. For L-version, it is available to apply each 128 ms and 31.2  $\mu\text{s}$  instead of 64 ms and 15.6  $\mu\text{s}$  at note 23.
26. At  $t_{\text{RASS}} > 100 \mu\text{s}$ , self refresh mode is activated, and not activated at  $t_{\text{RASS}} < 10 \mu\text{s}$ . It is undefined within the range of  $10 \mu\text{s} \leq t_{\text{RASS}} \leq 100 \mu\text{s}$ . For  $t_{\text{RASS}} \geq 10 \mu\text{s}$ , it is necessary to satisfy  $t_{\text{RPS}}$ .
27. XXX: H or L (H:  $V_{\text{IH}} (\text{min}) \leq V_{\text{IN}} \leq V_{\text{IH}} (\text{max})$ , L:  $V_{\text{IL}} (\text{min}) \leq V_{\text{IN}} \leq V_{\text{IL}} (\text{max})$ )  
/////: Invalid Dout  
When the address, clock and input pins are not described on timing waveforms, their pins must be applied  $V_{\text{IH}}$  or  $V_{\text{IL}}$ .




Timing Waveforms\*27

Read Cycle




# HM5164805 Series, HM5165805 Series

## Early Write Cycle




# HM5164805 Series, HM5165805 Series

## Delayed Write Cycle\*<sup>18</sup>




# HM5164805 Series, HM5165805 Series

## Read-Modify-Write Cycle\*18




$\overline{\text{RAS}}$ -Only Refresh Cycle




# HM5164805 Series, HM5165805 Series

## $\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Refresh Cycle



Hidden Refresh Cycle









# HM5164805 Series, HM5165805 Series

## EDO Page Mode Read Cycle (2)




# HM5164805 Series, HM5165805 Series

## EDO Page Mode Early Write Cycle




# HM5164805 Series, HM5165805 Series

## EDO Page Mode Delayed Write Cycle\*18




# HM5164805 Series, HM5165805 Series

## EDO Page Mode Read-Modify-Write Cycle\*<sup>18</sup>




# HM5164805 Series, HM5165805 Series

## EDO Page Mode Mix Cycle (1)\*<sup>20</sup>




# HM5164805 Series, HM5165805 Series

## EDO Page Mode Mix Cycle (2) \*<sup>20</sup>



**HM5164805 Series, HM5165805 Series**

Self Refresh Cycle (L-version)\* 23, 24, 25, 26




# HM5164805 Series, HM5165805 Series

## Package Dimensions

HM5164805J/ LJ Series

HM5165805J/ LJ Series (CP-32DC)

Unit: mm



Dimension including the plating thickness  
Base material dimension


Hitachi Code	CP-32DC
JEDEC	—
EIAJ	Conforms
Weight (reference value)	1.2 g



# HM5164805 Series, HM5165805 Series

HM5164805TT/LTT Series

HM5165805TT/LTT Series (TTP-32DC)



---

## HM5164805 Series, HM5165805 Series

---

When using this document, keep the following in mind:

1. This document may, wholly or partially, be subject to change without notice.
2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
6. **MEDICAL APPLICATIONS:** Hitachi's products are not authorized for use in **MEDICAL APPLICATIONS** without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in **MEDICAL APPLICATIONS**.

---

---

# HITACHI

## Hitachi, Ltd.

Semiconductor & IC Div.  
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100, Japan  
Tel: Tokyo (03) 3270-2111  
Fax: (03) 3270-5109

### For further information write to:

Hitachi America, Ltd.  
Semiconductor & IC Div.  
2000 Sierra Point Parkway  
Brisbane, CA. 94005-1835  
U S A  
Tel: 415-589-8300  
Fax: 415-583-4207

Hitachi Europe GmbH  
Electronic Components Group  
Continental Europe  
Domacher Straße 3  
D-85622 Feldkirchen  
München  
Tel: 089-9 91 80-0  
Fax: 089-9 29 30 00

Hitachi Europe Ltd.  
Electronic Components Div.  
Northern Europe Headquarters  
Whitebrook Park  
Lower Cookham Road  
Maidenhead  
Berkshire SL6 8YA  
United Kingdom  
Tel: 0628-585000  
Fax: 0628-778322

Hitachi Asia Pte. Ltd.  
16 Collyer Quay #20-00  
Hitachi Tower  
Singapore 0104  
Tel: 535-2100  
Fax: 535-1533

Hitachi Asia (Hong Kong) Ltd.  
Unit 706, North Tower,  
World Finance Centre,  
Harbour City, Canton Road  
Tsim Sha Tsui, Kowloon  
Hong Kong  
Tel: 27359218  
Fax: 27306071

---

## HM5164805 Series, HM5165805 Series

---

### Revision Record

Rev.	Date	Contents of Modification	Drawn by	Approved by
0.0	Jul. 23, 1997	Initial issue	J. Miyake	M. Saeki
0.1	Nov. 1997	Change of Subtitle Timing waveforms Correct errors of EDO mix cycle (1)	J. Miyake	Y. Takahashi
1.0	Feb. 27, 1998	Deletion of Preliminary		

---