

# Twenty Pin UART (TPUART)

#### **FEATURES**

- Single Chip UART With Baud Rate Generator
- Asynchronous Operation
  - 16 Selectable Baud Rate Clock Frequencies (Internal)
  - External 16x Clock (100 KBaud)
  - Character Length: 7 or 8 Bits
  - 1 or 2 Stop Bit Selection
- Small 20 Pin DIP (300 mil) or PLCC
- Full or Half Duplex Operation

- Double Buffering of Data
- Programmable Interrupt Generation
- Programmable Modem/Terminal Signals
- Odd or Even Parity Generate and Detect
- Parity, Overrun and Framing Error Detection
- TTL Compatible Inputs and Outputs
- High Speed Host Bus Operation (with no wait state)
- Low Power CMOS
- Single +5V Power Supply

#### **GENERAL DESCRIPTION**

The COM81C17 TPUART is an asynchronous only receiver/transmitter with a built in programmable baud rate generator housed in a twenty pin package. The TPUART receives serial data streams and converts them into parallel data characters for the processor. While receiving serial data, the TPUART will also accept data characters from the processor in parallel format and convert them into serial

format along with start, stop and optional parity bus. The TPUART will signal the processor via interrupt when it has completely transmitted or received a character and requires service. Complete status information is available to the processor through the status register. The TPUART features two general purpose control pins that can be individually programmed to perform as terminal or modem control handshake signals.

# **TABLE OF CONTENTS**

FEATURES	1
GENERAL DESCRIPTION	1
PIN CONFIGURATION/TYPICAL TPUART INTERFACE	3
BLOCK DIAGRAM	4
DESCRIPTION OF PIN FUNCTIONS	5
FUNCTIONAL DESCRIPTION	6
THE ON CHIP BAUD RATE GENERATOR	7
REGISTER DESCRIPTIONS	8
OPERATIONAL DESCRIPTION	



80 Arkay Drive Hauppauge, NY 11788 (516) 435-6000 FAX (516) 273-3123

### **PIN CONFIGURATION**




FIGURE 1 – TYPICAL TPUART INTERFACE




FIGURE 2 - COM81C17 BLOCK DIAGRAM




FIGURE 2A - 5.0688 MHz CRYSTAL OSCILLATOR CIRCUIT

# **DESCRIPTION OF PIN FUNCTIONS**

DESCRIPTION OF PIN FUNCTIONS					
DIP PIN NO.	NAME	SYMBOL	DESCRIPTION		
1, 2, 5-7,	DATA BUS	D <sub>0</sub> -D <sub>7</sub>	An 8-bit bi-driectional DATA BUS is used to interface		
9,11-12			the TPUART to the processor Data Bus.		
3	CHIP SELECT	nCS	A low level on this input enables the TPUART for		
			reading and writing to the processor. When nCS is		
			high, the DATA BUS is in high impedance and the		
			nWR and nRD will have no effect on the chip.		
4	READ DATA	nRD	A low pulse on this input (when nCS is low) enables		
	STROBE		the TPUART to place the data or the status		
			information on the DATA BUS.		
8	WRITE DATA	nWR	A low pulse on this input (when nCS is low) enables		
	STROBE		the TPUART to accept the data or control word from		
			the DATA BUS into the TPUART.		
10	GROUND	GND	Power Supply Return.		
13	CLOCK	CLK	External TTL Clock Input (See Table 2)		
14	INTERRUPT	nINT	An interrupt request is asserted by the TPUART		
	REQUEST		when an enabled condition has occured in the Status		
			Register. This is an active low, open drain output.		
			This pin has an internal pullup register.		
15	REGISTER SELECT	RS	During processor to TPUART communications, this		
			input is used to indicate which internal register will be		
			selected for access by the processor. When this		
			input is low, data can be written to the TX Holding		
			Buffer or data can be read from the RX Holding		
			Register. When this input is high control words can		
			be written to the Control Register or status information can be read from the Status Register.		
16	RECEIVER DATA	RX	This input is the receiver serial data. A high to low		
16	NECEIVEN DATA	^^			
17	TRANSMITTER	TX	transition is required to initiate data reception.		
''	DATA	'^	This output is the transmitted serial data from the TPUART. When a transmission is concluded, the TX		
	DATA		line will always return to the mark (High) state.		
18	CONTROL PIN 1	nCP1	This control pin is an input only pin. It can be		
10	CONTROL FIN		programmed to perform the functions of CTS or		
			DSR/DCD.		
19	CONTROL PIN 2	nCP2	This control pin can be programmed to be either an		
13		11012	input or an output. When in input mode, this pin can		
			perform the functions of DSR/DCD. When in output		
			mode, this pin can perform the functions of DTR or		
			RTS.		
20	POWER SUPPLY	Vcc	+5V Supply Voltage		
			101 Cappi, 10ilago		

#### **FUNCTIONAL DESCRIPTION**

#### **RESETTING THE TPUART**

The TPUART must be reset on power up. Since there is no external pin allocated for hardware reset, this is accomplished by writing a One (HIGH) followed by writing a Zero (LOW) to the Command Register bit 7. Following reset, the TPUART enters an idle state in which it can neither transmit nor receive data.

#### **INITIALIZING THE TPUART**

The TPUART is initialized by writing three control words from the processor. Only a single address is set aside for Mode, Baud Rate Select, Interrupt Mask and TX Buffer Registers. For this to be possible, logic internal to the chip directs information to its proper destination based on the sequence in which it was written.

Following internal reset, the first write to address zero (i.e. RS = 0) is interpreted as a Mode Control word. The second write is interpreted as Interrupt Mask word. The third write is interpreted as Baud Rate Select. The fourth and all subsequent writes are interpreted as writes to the TX Buffer Register.

There is one way in which control logic may return to anticipating a Mode, Interrupt Mask, and Baud Rate Select words. This is following an internal reset. Following initialization, the TPUART is ready to communicate.

#### PROGRAMMABLE CONTROL PINS

The TPUART provides two programmable control pins that can be configured to perform as modem or terminal control handshake signals. If no handshake signal is required, these pins can be used as general purpose one bit Input or Output ports.

nCP1 - is an input only pin that can be programmed to act as the CTS (Clear To Send) handshake signal, where it will disable data transmission by the TPUART after the contents of the Transmit Shift Register is completely flushed out. When programmed as 1, nCP1 will serve as a general purpose 1 bit input port. The inverted state will be reflected in Status Register bit 0 (when programmed as CTS or general purpose input bit).

nCP2 - is an Input/Output pin. When configured as Output, its state is directly controlled by the host processor via writes to the Control Register. This will serve the purpose of modem and terminal handshake signals as RTS (Reset To Send), and DTR (Data Terminal Ready). When configured as Input, its inverted state is reflected in the Status Register bit 1 and read by the processor. This will serve the purpose of handshake signals as DCD (Data Carrier Detect) and DSR (Data Set Ready).

MODE REGISTER					
BIT 1	BIT 2				
0	0	nCP2 is RTS Output			
0	1	nCP2 is GP Outout			
1	Х	nCP2 is GP Input			
1	Х	nCP2 is GP Input			

#### THE ON CHIP BAUD RATE GENERATOR

The TPUART incorporates an on chip Baud Rate Generator that can be programmed to generate sixteen of the most popular baud rates. The TPUART also allows the bypassing of the

Baud Rate Generator by programming Mode Register bit 3 to accept a 16X external clock. The Baud Rate Generator will not assume any given baud rate upon power up, therefore it must be programmed as desired. The following chart is based on a 5.0688 MHz CLOCK frequency.

Table 2 - 16X CLOCK
Clock Frequency = 5.0688 MHz

					Theoretical	Actual			
Baud Rate		Baud	Frequency	Frequency	Percent	Duty			
Se	lect F	Regisi	er	Rate	16X Clock	16X Clock	Error	Cycle %	Divisor
D <sub>3</sub>	$D_2$	D <sub>1</sub>	D <sub>0</sub>						
0	0	0	0	50	0.8 KHz	0.8 KHz		50/50	6336
0	0	0	1	110	1.76	1.76		50/50	2880
0	0	1	0	134.5	2.152	2.1523	0.016	50/50	2356
0	0	1	1	150	2.4	2.4		50/50	2112
0	1	0	0	300	4.8	4.8		50/50	1056
0	1	0	1	600	9.6	9.6		50/50	528
0	1	1	0	1200	19.2	19.2		50/50	264
0	1	1	1	1800	28.8	28.8		50/50	176
1	0	0	0	2000	32.0	32.081	0.253	50/50	158
1	0	0	1	2400	38.4	38.4		50/50	132
1	0	1	0	3600	57.6	57.6		50/50	88
1	0	1	1	4800	76.8	76.8		50/50	66
1	1	0	0	7200	115.2	115.2		50/50	44
1	1	0	1	9600	153.6	153.6		48/52	33
1	1	1	0	19.200	307.2	316.8	3.125	50/50	16
1	1	1	1	38.400	614.4	633.6	3.125	50/50	8

# REGISTER DESCRIPTIONS Table 3 - COM81C17 Mode Register Description (Bits 0 - 7)

BIT	DESCRIPTION
0	CP1 - The Mode Register bit 0 determines whether the CP1 pin will be configured to provide
	the function of CTS or will serve as a general purpose 1 bit input port. In either case, its state
	will be reflected in Status Register bit 0.
	$0 \rightarrow nCP1 = CTS$
	1 → nCP1 = GP INPUT
1	CP2 I/O - The Mode Register bit 1 determines whether the CP2 pin will be configured as a general purpose 1 bit output port or will serve as a general
	purpose 1 bit output port. When used as an input, its state is reflected in the
	Status Register bit 1. When used as an output, it's state is controlled by the processor via the
	Control Register bit 1.
	$0 \rightarrow \text{nCP2} = \text{OUTPUT}$
	$1 \rightarrow$ nCP2 = INPUT
2	CP2 - The mode register bit 2 determines whether the nCP2 pin will be configured to provide
	the function of RTS or will serve as a general purpose 1 bit output port.
	$0 \rightarrow \text{nCP2} = \text{RTS}$
	1 → nCP2 = GP OUTPUT
3	CLOCK SELECT- The Mode Register bit 3 determines whether the internal Baud Rate
	Generator will supply the TX and RX clocks or the clock on the clock pin will be used as a 16X
	clock. The Baud Rate Select Register contents will be bypassed when an external 16X clock
	is used.
	0 = INTERNAL CLOCK 1 = EXTERNAL CLOCK (16X)
4	PARITY ENABLE - The Mode Register bit 4 determines whether parity generation and
4	checking will be enabled.
	0 = PARITY DISABLE
	1 = PARITY ENABLE
5	<b>PARITY</b> - The Mode Register bit 5 determines whether odd or even parity will be generated
	and checked.
	0 = EVEN PARITY
	1 = ODD PARITY
6	NUMBER OF DATA BITS - The Mode Register bit 6 determines the number of data bit that
	will be presented in each data character (i.e. 7 or 8)
	0 = 7BITS PER CHARACTER
	1 = 8 BITS PER CHARACTER
7	STOP BITS - The Mode Register bit 7 determines how many stop bits will trail
	each data unit (i.e. 1 or 2)
	0 = 1 STOP BIT
	1 = 2 STOP BITS
	A data frame will consist of a start bit, 7 or 8 data bits, an optional parity bit, and 1 or 2 stop
	bits.

	Table 4 - COM81C17 Status Registers Description (Bits 0-7)
BIT	DESCRIPTION
0	CP1 - This reflects the inverted state of the control pin CP1.
1	CP2 - This is active only when the nCP2 pin is programmed be to an input. It is set by its
	corresponding input pin and reflects the inverted state of the control pin nCP2. When the
	CP2 pin is programmed as an output, this bit is forced to a zero.
2	TX SHIFT REGISTER EMPTY - This signals the processor that the Transmit Shift Register is empty. A typical program will usually load the last character of a transmission and then monitor the TX SHIFT REGISTER EMPTY bit to determine when it is a safe time for disabling transmission. This bit is set when the Transmitter Shift Register has completed transmission of a character, and no new character has been loaded in the Transmit Buffer Register. This bit is also set by asserting internal reset. This bit is cleared by:  A) Loading the TX Buffer Register
3	PARITY ERROR - This signals the processor that the character stored in the Receive Character Buffer was received with an incorrect number of binary "1" bits. This bit is set when the received character in the Receiver Buffer Register has an incorrect parity bit and parity has been enabled. This bit is cleared by:  A) setting Reset Errors in the Control Register  B) asserting internal reset
4	OVERRUN ERROR - This is set whenever a byte stored in the Receive Character Buffer
	is overwritten with a new byte from the Receive Shift Register before being transferred to the processor. This bit is cleared by:  A) setting Reset Errors in the Control Register  B) asserting internal reset
5	FRAMING ERROR - This is set whenever a byte in the Receive Character Buffer was received with an incorrect bit format ("0" stop bits). This bit is cleared by:  A) setting Reset Errors in the Control Register  B) asserting internal reset
6	TX BUFFER EMPTY - This signals the processor that the Transmit Buffer Register is empty and that the TPUART can accept a new character for transmission. This bit is set when:  A) a character has been loaded from the Transmit Buffer Register to the Transmit Shift Register  B) asserting the TRANSMIT RESET bit in the Control Register  C) asserting internal reset
	This bit is cleared by: A) writing to the Transmit Buffer Register
	This bit is initially set when the transmitter logic is enabled by setting the TX Enable bit in the Control Register (also TX Buffer is empty because of reset). Data can be overwritten if a consecutive write is performed while TX Buffer Empty is zero.

BIT	DESCRIPTION							
7	RX BUFFER FULL - This signals the processor that a completed character is present in							
	the Receive Buffer Register for transfer to the processor. This bit is set when a character							
	as been loaded from the receive deserialization logic to the Receive Buffer Register.							
	This bit is cleared by:							
	A) reading the Receive Buffer Register							
	B) asserting the RECEIVER RESET bit in the Control Register							
	C) asserting internal reset							

# Table 5 – COM81C17 CONTROL REGISTER DESCRIPTION (BITS 0-7)

BIT	DESCRIPTION
0	Not used (test mode bit, must be zero).
1	CP2 – This bit controls the nCP2 output pin. Data at the output is the logical compliment of the register data. When the CP2 bit is set, the nCP2 pin is forced low. When CP2 is RTS, a 1 to 0 transition of the CP2 bit will cause the nCP2 pin to go high one TXc time after the last serial bit has been transmitted.
2	<b>RX ENABLE</b> – This bit when reset will disable the setting of the RX BUFFER FULL bit in the Status Register which informs the processor of the availability of a received character in the Receive Buffer Register. The error bits in the Status Register will be cleared and will remain cleared when RX is disabled.
3	RX RESET – This will reset the receiver block only.
4	TX RESET – This will reset the transmitter block only.
5	<b>TX ENABLE</b> – Data transmission cannot take place by the TPUART unless this bit is set. When this bit is reset (disable), transmission will be disabled only after the previously written data has been transmitted.
6	<b>RESET ERRORS</b> – This bit when set will reset the parity, overrun, and framing error bits in the Status Register. No latch is provided in the Control Register for saving this bit; therefore there is no need to clear it (error reset = d6.RS.nWR).
7	<b>INTERNAL RESET</b> – This bit enables the resetting of the internal circuitry and initializes access to address 0 to be sequential.

#### INTERRUPT MASK REGISTER DESCRIPTION

This is an eight bit write only register which is loaded by the processor. These bits are used to enable interrupts from the corresponding bits in the Status Register. This register is reset with internal reset.

#### **REGISTER DECODE & TRUTH TABLE**

The TPUART provides unique decode capability to three of the seven internal processor accessible register. These are the RX Buffer Register (read only), the Status Register (read only) and the Control Register (write only). The other four registers (write only) are decoded in a sequential manner following reset. Refer to table below:

Table 6 - DECODE TRUTH TABLE

RS	nRD	nWR	nCS	
0	0	1	0	READ RX BUFFER REGISTER
0	1	0	0	WRITE TO TX BUFFER
				REGISTER
1	0	1	0	READ STATUS REGISTER
1	1	0	0	WRITE TO CONTROL REGISTER
X	Х	Х	1	DATA BUS IN TRI STATE

The first write to address address zero (RS = 0) will access the Mode Register, the second will access the Interrupt Mask Register, the third will access the Baud Rate Select Register, the fourth and all subsequent writes will access the TX Buffer Register.

Following reset, the decode sequence of writes to address 0 is as follows:

RS0 - selects the Mode Control Register

RS1 - selects the Interrupt Mask Register

RS2 - selects the Baud Rate Select Register

RS3 - selects the TX Buffer Register

Table 7 - INTERNAL REGISTER SELECT

RS0	RS1	RS2	RS3	
0	1	1	1	AFTER RESET
1	0	1	1	AFTER FIRST WRITE
1	1	0	1	AFTER SECOND WRITE
1	1	1	0	AFTER THIRD WRITE
1	1	1	0	ALL SUBSEQUENT WRITES

#### **OPERATIONAL DESCRIPTION**

# **MAXIMUM GUARANTEED RATINGS\***

Operating Temperature Range	0°C to +70°C
Storage Temperature Range	55° to +150°C
Lead Temperature Range (soldering, 10 seconds)	+325°C
Positive Voltage on any pin	
Negative Voltage on any pin, with respect to ground	0.3V
Maximum V <sub>CC</sub>	+7V

<sup>\*</sup>Stresses above those listed above could cause permanent damage to the device. This is a stress rating only and functional operation of the device at any other condition above those indicated in the operation sections of this specification is not implied.

Note: When powering this device from laboratory or system power supplies, it is important that the Absolute Maximum Ratings not be exceeded or device failure can result. Some power supplies exhibit voltage spikes on their outputs when the AC power is switched on or off. In addition, voltage transients on the AC power line may appear on the DC output. If this possibility exists, it is suggested that a clamp circuit be used.

Table 8 - ELECTRICAL CHARACTERISTICS

 $T = 0^{\circ}C$  to  $+70^{\circ}C$ ,  $V_{CC} = +5.0V \pm 5\%$ 

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	COMMENTS				
LOW INPUT VOLTAGE	V <sub>IL</sub>			0.8	٧					
HIGH INPUT VOLTAGE	V⊩	2.0			V					
LOW OUTPUT VOLTAGE	$V_{OL}$			0.4	V	$I_{OL} = 5.0 \text{ma } D_0 - D_7$				
						l <sub>OL</sub> = 3.5ma				
HIGH OUTPUT VOLTAGE	$V_{OH}$	2.4			V	I <sub>ОН</sub> = 1 <b>00</b> µа				
INPUT LEAKAGE CURRENT	I∟			±10	μΑ					
INPUT CAPACITANCE	C <sub>IN</sub>		10		pF					
POWER SUPPLY CURRENT	lcc		15		ma					

Table 9 - AC CHARACTERISTICS

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNITS
AC CHARACTERISTICS					
WRITE CYCLE					
t <sub>1</sub>					
t <sub>2</sub>	nCS, RS to nWR ↓ setup time	50			ns
t <sub>3</sub>	nCS, RS hold time to nWR ↑	0			ns
t <sub>4</sub>	nWR pulse width	100			ns
t <sub>5</sub>	Data BUS in setup time to nWR ↑	75			ns
	Data BUS in hold time to nWR ↑	10			ns
READ CYCLE		50			ns
t <sub>6</sub>	nCS, RS to nWR ↓ setup time	0			ns
t <sub>7</sub>	nCS, RS hold time to nWR ↑	100			ns
t <sub>8</sub>	nWR pulse width	0		60	ns @50pf max
t <sub>9</sub>	Data BUS in setup time to nWR ↑	0		60	ns @50pf max
t <sub>10</sub>	Data BUS in hold time to nWR ↑				
GENERAL TIMING					
t <sub>11</sub>	Reset Pulse Width	1.0			μS
t <sub>12</sub>	nCP1 active to nINT			300	μs @25pf
t <sub>13</sub>	nWR rising edge to nCP2 change				μS
t <sub>14</sub>	CP1, CP2 pulse width	1.0			μs
t <sub>15</sub>	Read Write Interval	100			ns
nCP1, nCP2 data					
,	Rise Time			30	ns @25pf
	Fall Time			30	ns @25pf
CLOCK FREQUENCY					
	Rise Time			30	ns
	Fall Time			30	ns
	Internal Baud Rate Mode				MHz
	External Baud Rate Mode			1.6	MHz
	Duty Cycle			40/60	%




FIGURE 3 – PROCESSOR TO TPUART WRITE CYCLE




FIGURE 4 – PROCESSOR FROM TPUART READ CYCLE




FIGURE 5 – INTERNAL RESET TIMING




FIGURE 6 - nCP1 TRANSITION TO nINT




FIGURE 7 – nCP2 OUTPUT TIMING




FIGURE 8 – nCP1, nCP2 INPUT TIMING