

## **FEATURES**

- Boundary Mode PFC Controller
- Low Input Current THD
- Controlled On-Time PWM
- Zero-Current Detection
- Cycle-by-Cycle Current Limiting
- Leading-Edge Blanking instead of RC Filtering
- Fast Current Sense Propagation Delay
- Low Start-Up Current (20uA)
- Low Operating Current (4.5mA)
- Feedback Open Loop Protection
- Programmable Maximum On-Time (MOT)
- Output Over-Voltage Clamping Protection
- Clamped Gate Output Voltage 17V
- Few External Components Required
- Pin Compatible with the L6561

# **APPLICATIONS**


- Electronic Lamp Ballasts
- AC-DC Switching Mode Power Converters

## • Open Frame Power Supplies and Power Adapters

■ Flyback Power Converters with ZCS/ZVS

# DESCRIPTION

The SG6561/A PFC controller is an 8-pin boundary mode IC intended for controlling PFC pre-regulators. The SG6561/A is pin compatible with the L6561, and it has many new features. It provides a controlled on-time to regulate the output DC voltage and achieve natural power factor correction. The maximum on-time of the switch is programmable to ensure safe operation during brownouts. An innovative multi-vector error amplifier is built in to provide rapid transient response and precise output voltage clamping. A built in circuit will disable the controller if the output feedback loop is opened. The start up current is lower than 20uA and the operating current has been shrunk to 4.5mA. The supply voltage can be up to 25 volts, maximizing application flexibility. The SG6561/A enables cycle-by-cycle current limiting protection for the external power MOSFET to be easily achieved.




# GENERAL

#### **Power Factor Controller**


SG6561/A

# MARKING DIAGRAMS



U: A= With Advanced Features
Null=Without Advanced Features
T: D = DIP, S = SOP
XXXXXXX: Wafer Lot
YY: Year; WW: Week

# **PIN CONFIGURATION**



## **ORDERING INFORMATION**

Part Number	Package
SG6561D	8-pin DIP
SG6561S	8-pin SOP
SG6561AD	8-pin DIP
SG6561AS	8-pin SOP

#### **PIN DESCRIPTIONS**


Pin	Name	Function
1	INV	Inverting input of the error amplifier. INV is connected to the converter output via a resistive divider. This pin is also used for over-voltage clamping and open loop feedback protection.
2	COMP	The output of the error amplifier. A feedback compensation network can be placed between this pin and the INV(SG6561). In order to create precise clamping protection, a compensation network between this pin and GND is suggested(SG6561A).
3	МОТ	A resistor from MOT to GND is used to determine the maximum ON-time of the external switch. The maximum output power of the converter is a function of the maximum ON-time. The MOT pin is used to replace the multiplier stage of L6561.
4	CS	Input to the over-current protection comparator. When the sensed voltage across the sense resistor reaches the internal threshold (0.8V), the switch will be turned off to activate cycle-by-cycle current limiting.
5	ZCD	Zero Current Detection. This pin is connected to an auxiliary winding via a resistor to detect the zero crossing of the switch current. When the zero crossing is detected, a new switching cycle is started.
6	GND	The power ground and signal ground. Placing a 0.1 $\mu$ F decoupling capacitor between V <sub>CC</sub> and GND is recommended.
7	GD	Totem-pole output to drive the external power MOSFET. The clamped gate output voltage is 17V.
8	V <sub>CC</sub>	Driver and control circuit supply voltage.



**Product Specification** 

SG6561/A

# **BLOCK DIAGRAM**



# SG6561/A

# ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Test Condition	Value	Unit
V <sub>CC</sub>	DC Supply Voltage*		27	V
V <sub>HIGH</sub>	INV, ZCD, GD		-0.3 to 25V	V
V <sub>LOW</sub>	Others (COMP,CS, MOT)		-0.3 to 7V	V
R <sub>⊖J-A</sub>	Thermal Resistance	Junction-Air DIP SOP		
TJ	Operating Junction Temperature		+150	°C
T <sub>A</sub>	Operating Ambient Temperature		-40 to 125	°C
T <sub>STG</sub>	Storage Temperature Range		-65 to +150	°C
TL	Lead Temperature (soldering)	10 secDIP20 secSOP	260 220	°C
	ESD Capability, HBM Model		2.0	kV

\*All voltage values, except differential voltages, are given with respect to the network ground terminal.

# **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min.	Max.	Unit
Vcc	Supply Voltage	-0.3	25	V
Rı	T <sub>ON</sub> -Max Resistor	10	48	kΩ
T <sub>ON-MAX</sub>	T <sub>ON</sub> -Max Time	10	50	usec
T <sub>A</sub>	Operating Ambient Temperature	-30	85	°C

# ELECTRICAL CHARACTERISTICS (V<sub>cc</sub> = 12V; T<sub>A</sub>=25°C)

# $V_{\text{CC}}$ Section

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
V <sub>TH(ON)</sub>	Start Threshold Voltage	V <sub>CC</sub> Slew Rate= 8V / sec	11	12	13	V
V <sub>CC(MIN)</sub>	Min. Operating Voltage	V <sub>CC</sub> Slew Rate= 8V / sec	8.5	9.5	10.5	V
I <sub>CC ST</sub>	Start-Up Current	$V_{CC} = 11V$		10	20	uA
I <sub>CC OP</sub>	Operating Current	V <sub>CC</sub> = 12V. Maximum On-Time Conduction (asssuming the output is switching with a 3000pF capacitive load)		4.5	6	mA
V <sub>CC-OVP</sub>	V <sub>CC</sub> OVP	PWM Off	25	26.6	28	V

# GENERAL

## **Power Factor Controller**

# SG6561/A

## **Error Amp** (SG6561A compensation capacitor is connected between COMP pin and GND.)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
V <sub>REF</sub>	Reference Voltage		2.45	2.5	2.55	V
A <sub>V</sub>	Open Loop Gain			70		dB
Bw	Gain Bandwidth			1		MHz
Zo	Output Impedance			120		kΩ
I <sub>FB</sub>	Input Bias Current			-0.1		uA
V <sub>FBH</sub>	Clamp High Feedback Voltage		2.6	2.65	2.7	V
V <sub>FBL P</sub>	Clamp Low Feedback Voltage		2.35	2.4	2.45	V
Vout high	Output High Voltage			5		V
V <sub>oz</sub>	Zero Duty Cycle Output Voltage		0.9	1.1	1.3	V
V <sub>inv-ovp</sub>	OVP for INV Input		2.7	2.75	2.8	V
Vinv-UVP	UVP for INV Input		0.4	0.45	0.5	V

#### Error Amp (SG6561 compensation capacitor is connected between COMP pin and INV pin.)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
V <sub>REF</sub>	Reference Voltage		2.45	2.5	2.55	V
A <sub>V</sub>	Open Loop Gain			70		dB
B <sub>W</sub>	Gain Bandwidth			1		MHz
I <sub>FB</sub>	Input Bias Current			-0.1		uA
V <sub>OUT HIGH</sub>	Output High Voltage			5		V
V <sub>OZ</sub>	Zero Duty Cycle Output Voltage		0.9	1.1	1.3	V
I <sub>OVP</sub>	OVP Triggering Current		25	30	35	uA
V <sub>INV-OVP</sub>	OVP for INV Input		2.7	2.75	2.8	V
V <sub>INV-UVP</sub>	UVP for INV Input		0.4	0.45	0.5	V

# **Current Sense (VLIMIT)**

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
V <sub>PK</sub>	Threshold Voltage for Peak Current Limit Cycle by Cycle Limit ( $V_{CS} < V_{PK}$ )		0.75	0.8	0.85	v
I <sub>CS</sub>	Input Bias Current			-0.1		uA
Т <sub>РКD</sub>	Propagation Delay				200	nsec
B <sub>NKT</sub>	Leading-Edge Blanking Time		250	350	500	nsec

## **Output Driver**

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
VZ- <sub>OUT</sub>	Output Voltage Maximum (clamp)	V <sub>CC</sub> = 24V	16	17	18	V
V <sub>OL</sub>	Output Voltage Low	V <sub>CC</sub> = 12V, I <sub>O</sub> = 100mA	0.6	1.0	1.4	V
V <sub>OH</sub>	Output Voltage High	V <sub>CC</sub> = 12V, I <sub>O</sub> = 100mA	6.3	7.3	8.3	V
T <sub>R</sub>	Rising Time	V <sub>CC</sub> =12V, C <sub>L</sub> =3nF	80	180	250	nsec
T <sub>F</sub>	Falling Time	V <sub>CC</sub> =12V, C <sub>L</sub> =3nF	50	80	120	nsec



# SG6561/A

# **Zero Current Detection**

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
V <sub>ZCD</sub>	Input Threshold Voltage Rising Edge			2.1		V
$H_{YS}$ of $V_{ZCD}$	Threshold Voltage Hysteresis		0.45	0.65	0.85	V
I <sub>ZCD-MAX</sub>	Sink & Source Current Capability				10	mA
V <sub>ZCD-HIGH</sub>	Upper Clamp Voltage	I = 3 mA			Vcc	V
V <sub>ZCD-LOW</sub>	Lower Clamp Voltage	I = -3 mA		-0.65	-1	V
I <sub>ZCD-S</sub>	Source Current when $V_{ZCD} = 0V$	V <sub>ZCD</sub> = 0V		-0.6		mA
T <sub>DEAD</sub>	Maximum Delay from ZCD to Output Turn-On (normal mode)	R <sub>I</sub> = 24kΩ	100		400	nsec
T <sub>RESTART</sub>	Restart Time	Output Turned Off by ZCD	300	500	700	usec
V <sub>DIS-COMP</sub>	Minimum Comp Voltage to Disable Restart	COMP< V <sub>DIS_COMP</sub>	1.4	1.7	2.0	V

# **Maximum ON-Time**

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
VRT	MOT Voltage	R <sub>1</sub> = 24K	1.248	1.273	1.298	V
Ton-max	Maximum On-Time Programming (resistor-based)	R <sub>1</sub> = 24K	22	25	28	usec





## **Product Specification**


#### **Power Factor Controller**

# SG6561/A


# **TYPICAL CHARACTERISTICS**









©System General Corp. Version 1.0 (IRO33.0006.B2)













#### **Product Specification**

# SG6561/A









#### **OPERATION DESCRIPTION**

#### **Error Amplifier**

The inverting input of the error amplifier is referenced to INV. The output of the error amplifier is referenced to COMP. The non-inverting input is internally connected to a fixed  $2.5V \pm 2\%$  voltage. The output of the error amplifier is used to determine the on-time of the PWM output and hence regulate the output voltage. To achieve a low input current THD, the variation of the on-time within one input AC cycle should be very small. A multi-vector error amplifier is built in to provide fast transient response and precise output voltage clamping.

For SG6561A, connecting a high capacitance such as 10 uF between COMP and GND is suggested. The error amplifier is a trans-conductance amplifier that converts voltage to current with a 120k  $\Omega$  output impedance.

For SG6561, the compensation network should be connected between the COMP pin and the INV pin. A built in circuit will disable the controller if the output feedback loop is opened or if the output voltage is too high.

In order to provide precise voltage clamping protection for output capacitor, it is recommended to use SG6561A. The application circuits of SG6561A and SG6561 are illustrated in REFERENCE CIRCUIT.

#### Start-Up Current

Typical start-up current is less than 20uA. This ultra-low start-up current allows the usage of a high-resistance, low-wattage start-up resistor. For an AC-to-DC power adaptor with a wide input range of 85-265VAC, a  $1M \Omega / 0.25W$  start-up resistor and a 10uF/25V (V<sub>CC</sub> hold-up) capacitor are recommended.

## **Operating Current**

The operating current is typically 4.5mA. The low operating current results in improved efficiency and reduces the  $V_{CC}$  hold-up capacitance requirement.

©System General Corp. Version 1.0 (IRO33.0006.B2)

#### Maximum On-Time Operation


Given a fixed inductor value and maximum output power, the relationship between the on-time and the line voltage is:

If the line voltage is too low or if the inductance is too high, the duration of  $T_{ON}$  will be too long. To avoid excessively low operating frequencies, and to achieve brownout protection, the maximum value of  $T_{ON}$  can be programmed by changing the resistor  $R_I$  connected between MOT and GND. A 24k $\Omega$  resistor  $R_I$  results in a maximum on-time of 25usec.

$$T_{ON(max)} = R_I (k\Omega) \times \frac{25}{24} (u \sec) \dots (2)$$

The range of the maximum on-time is designed to be within  $10 \sim 50$  usec.

For direct pin-to-pin drop-in replacement with L6561, the R6 resistor and C6 capacitor is needed to remove from the PCB. RI resistor needs to change to suitable value ( $10k\Omega \sim 48k\Omega$ ) for maximum on time of external switch.



## **Peak Current Limiting**

The switch current is sensed across a resistor. The signal is supplied to an input terminal of a comparator via the CS pin. A high voltage at the CS pin will immediately terminate the current switching cycle, thus



activating cycle-by-cycle current limiting. The designed protection point threshold is 0.8V.

## Leading-Edge Blanking

A turn-on spike will inevitably occur at the CS pin when the power MOSFET is switched on. At the beginning of each switching pulse, the current-limit comparator is disabled for around 350nsec to avoid premature termination. The gate drive output cannot be switched off during the blanking period. Conventional RC filtering is not necessary, thus the current limit protection propagation delay can be minimized.

## **Under-Voltage Lockout (UVLO)**

The turn-on and turn-off threshold voltages are fixed internally at 12V/9.5V for the SG6561AD/AS. This hysteresis behavior will guarantee a one shot start-up, as long as a proper start-up resistor and hold-up capacitor are used. With an ultra-low start-up current of 20uA, a  $R_{IN}$  of  $1M\Omega$  will be sufficient to start-up the SG6561A under low input line voltages (eg,  $85V_{RMS}$ ). In this case, the power dissipation across  $R_{IN}$  would be less than 0.1W even under high line ( $V_{AC} = 265V_{RMS}$ ) conditions.

#### **Output Driver**

With a low ON-resistance and a high current driving capability, the output driver can easily drive an external capacitive load larger than 3000pF. Cross conduction currents have been avoided to minimize heat dissipation, allowing the efficiency and reliability to be improved. This output driver is internally clamped by a 17V Zener diode.

## **Zero Current Detection**

By using an auxiliary winding of the inductor, the SG6561/A can perform zero current detection. When the stored energy of the inductor is fully released to the

## SG6561/A

output, the ZCD voltage will decrease, and a new switching cycle will be initiated following the ZCD trigger. The power MOSFET will always be turned on with zero inductor current, so that turn-on losses and noise can be minimized. The converter will work in boundary mode, so that the peak inductor current will always be exactly twice the average current. Moreover, the SG6561/A has low-bandwidth on-time modulation, resulting in automatic power factor correction function without any additional circuitry. The SG6561/A has a maximum off-time function to ensure proper start-up operation. This pin can be used as a synchronous input.

#### Noise Immunity


Current sense or control signal noise can cause significant pulse width jitter, particularly during boundary-mode operation. Slope compensation and the built-in debounce circuit can alleviate this problem. However, the SG6561/A has a single ground pin. Therefore, a high sink current at the output cannot be returned separately. Good high frequency or RF layout practices should be followed. The designer should avoid long PCB traces and component leads. Compensation and filter components should be located near the SG6561/A. The power MOSFET gate resistance should be increased as much as possible within operational limits.



SG6561/A


# **REFERENCE CIRCUIT: SG6561**

**Circuit:** The compensation capacitor C3 is connected from the COMP pin to INV pin.



# **REFERENCE CIRCUIT: SG6561A**

**Circuit:** The compensation capacitor C3 is connected from the COMP pin to ground.





SG6561/A

## BOM


Reference	Components	Reference	Components	
BD1	1N4007×4	T1		
C1	1uF/400V	Q1	MOS STP8NA50	
C2	22uF/25V	R1	<b>1</b> ΜΩ	
C3	10uF	R2	68kΩ 1/4W	
C4	47uF/450V	R3	998kΩ, 1%	
C5	10nF	R4	6.34kΩ, 1%	
D1	BYT13-600	R5	<b>10</b> Ω	
D2	1N4150	RI	<b>10k</b> Ω~ <b>48k</b> Ω	
D3	1N5248B	RS	0.4Ω, 1W	




SG6561/A

# **PACKAGE INFORMATION**

# 8 PINS-DIP(D)







# Dimension


Symbol	Millimeters			Inches		
	Min.	Тур.	Max.	Min.	Тур.	Max.
A			5.334			0.210
A1	0.381			0.015		
A2	3.175	3.302	3.429	0.125	0.130	0.135
b		1.524			0.060	
b1		0.457			0.018	
D	9.017	9.271	10.160	0.355	0.365	0.400
E		7.620			0.300	
E1	6.223	6.350	6.477	0.245	0.250	0.255
е		2.540			0.100	
L	2.921	3.302	3.810	0.115	0.130	0.150
e <sub>B</sub>	8.509	9.017	9.525	0.335	0.355	0.375
θ°	0°	7°	15°	0°	7°	15°




# 8 PINS-SO(S)









# Dimension

Symbol	Millimeters			Inches		
	Min.	Тур.	Max.	Min.	Тур.	Max.
А	1.346		1.752	0.053		0.069
A1	0.101		0.254	0.004		0.010
b		0.406			0.016	
С		0.203			0.008	
D	4.648		4.978	0.183		0.196
E	0.381		3.987	0.150		0.157
е		1.270			0.050	
F		0.381X45 <sup>°</sup>			0.015X45°	
Н	5.791		6.197	0.228		0.244
L	0.406		1.270	0.016		0.050
θ°	0°		8°	0°		8°

SG6561/A



SG6561/A

# DISCLAIMERS

## LIFE SUPPORT

System General's products are not designed to be used as components in devices intended to support or sustain human life. Use of System General's products in components intended for surgical implant into the body, or other applications in which failure of the System General products could create a situation where personal death or injury may occur, is not authorized without the express written approval of System General's Chief Executive Officer. System General will not be held liable for any damages or claims resulting from the use of its products in medical applications.

#### **MILITARY**

System General's products are not designed for use in military applications. Use of System General's products in military applications is not authorized without the express written approval of System General's Chief Executive Officer. System General will not be held liable for any damages or claims resulting from the use of its products in military applications.

# **RIGHT TO MAKE CHANGES**

System General reserves the right to change this document and/or this product without notice. Customers are advised to consult their System General sales representative before ordering.