

# SP1662

## QUAD 2-INPUT NOR GATE

The SP1662 comprises four 2-input NOR gating functions in a single package. An internal bias reference voltage ensures that the threshold point remains in the centre of the transition region over the temperature range -30°C to +85°C. Input pulldown resistors eliminate the need to tie unused inputs to V<sub>EE</sub>.

### FEATURES

- Gate Switching Speed 1ns Typ.
- ECL 10000—Compatible
- 50Ω Line Driving Capability
- Operation With Unused I/Ps Open Circuit
- Low Supply Noise Generation

### APPLICATIONS

- Data Communications
- Instrumentation
- PCM Transmission Systems




Fig. 1 Logic diagram

### ABSOLUTE MAXIMUM RATINGS

Power supply voltage  V <sub>CC</sub> - V <sub>EE</sub>	8V
Base input voltage	0V to V <sub>EE</sub>
O/P source current	< 40mA
Storage temperature	-55°C to +150°C
Junction operating temp.	< +125°C




Fig. 2 Circuit diagram

# SP1662

## ELECTRICAL CHARACTERISTICS

This ECL III circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The package should be housed in a suitable heat sink or a transverse air flow greater than 500 linear fpm should be maintained while the circuit is either in a test socket or mounted on a printed circuit board. Test procedures are shown for selected inputs and selected outputs. The other inputs and outputs are tested in a similar manner. Outputs are tested with a 50-ohm resistor to -2.0 Vdc.




Fig. 3 Switching time test circuit and wave forms at +25°C

Characteristic	Symbol	Pin	Units	Test Limits				TEST VOLTAGE VALUES (Vdc)							
				Min	Max	Min	Max	V <sub>IL</sub> min	V <sub>IH</sub> min	V <sub>IH</sub> max	V <sub>IL</sub> max				
Power Supply Drain Current	I <sub>E</sub>	8	mA												
Input Current	I <sub>in</sub>	1	µA												
Logic '1' Output Voltage	V <sub>OH</sub>	2	Vdc	-1.045	-0.875	-0.960	-0.810	-0.890	-0.700	-	-	-	-	-	-
Logic '0' Output Voltage	V <sub>OL</sub>	2	Vdc	-1.890	-1.650	-1.850	-1.670	-1.830	-1.575	4	5	5	5	5	5
Logic '0' Threshold Voltage	V <sub>OHA</sub>	2	Vdc	-1.085	-	-0.980	-	-0.910	-	5	5	5	5	5	5
Logic '1' Threshold Voltage	V <sub>OHA</sub>	2	Vdc	-	-1.650	-1.660	-	-	-1.555	-	-	-	-	-	-
Switching Times (50 Ω Load)	t <sub>r</sub> , t <sub>f</sub>	2	ns	1.8	1.7	1.7	1.5	1.7	1.7	4	4	4	4	4	4
Propagation Delay	t <sub>p</sub>	2	ns	2.2	2.1	2.1	2.1	2.3	2.3	4	4	4	4	4	4
Rise Time	t <sub>r</sub>	2	ns	2.2	2.1	2.1	2.1	2.3	2.3	4	4	4	4	4	4
Fall Time	t <sub>f</sub>	2	ns	2.2	2.1	2.1	2.1	2.3	2.3	4	4	4	4	4	4

\* Individually test each input applying V<sub>IH</sub> or V<sub>IL</sub> to input under test.