



SP1672

TRIPLE 2-INPUT EXCLUSIVE-OR GATE

This three gate array is designed to provide the positive logic Exclusive-OR function in high speed applications. These devices contain a temperature compensated internal bias which insures that the threshold point remains in the centre of the transition region over the temperature range (-30°C to +85°C). Input pulldown resistors eliminate the need to tie unused inputs to VEE.





Fig. 1 Logic diagram of SP1672



ELECTRICAL CHARACTERISTICS

This ECL III circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The package should be housed in a suitable heat sink or a transverse air flow greater than 500 linear ft/min should be maintained while the circuit is either in a test socket or mounted on a printed circuit board. Test procedures are shown for selected inputs and selected outputs. The other inputs and outputs are tested in a similar manner. Outputs are tested with a 50- Ω resistor to -2.0 Vdc.

TEST VOLTAGE VALUES (Vohs)												
		V _{TH} max	V _{IL} min	V _{HA} min	V _{LA} max	V _{EE}						
@ Test Temperature		-0.875	-1.890	-1.180	-1.515	-5.2						
-25°C		-0.810	-1.850	-1.095	-1.485	-5.2						
+85°C		-0.700	-1.830	-1.025	-1.440	-5.2						
TEST VOLTAGE APPLIED TO PINS LISTED BELOW (VCc) Ground												
SP1672 Test Limits												
-30°C +25°C +85°C												
Characteristic	Symbol	Pin Under Test	Min	Max	Min	Max	Unit	V _{TH} max	V _{IL} min			
			-	-	55	-	-	All inputs	-			
Power Supply Drain Current	I _E	8	-	-	-	-	-	mA/dc	*			
Input Current	I _{in} H	3,11,13	-	-	350	-	-	mA/dc	*			
	I _{0.75} I _{in} H	5,6,7	-	-	270	-	-	mA/dc	*			
	I _{in} L	*	-	-	0.5	-	-	mA/dc	*			
Logic "1"	V _{OH}	2	1.045	0.875	0.960	0.810	0.890	0.100	Vdc			
Output Voltage	V _{OL}	2	1.045	0.875	0.960	0.810	0.890	-0.080	Vdc			
Logic "0"	V _{OL}	2	1.890	1.650	1.850	1.620	1.830	-1.575	Vdc			
Output Voltage	V _{OH}	2	1.890	1.650	1.850	1.620	1.830	-1.575	Vdc			
Logic "1"	V _{OA}	2	-1.065	-1.085	-0.980	-0.980	-0.910	-0.910	Vdc			
Threhold Voltage	V _{OLA}	2	-1.630	-	-1.600	-	-1.555	-1.555	Vdc			
Logic "0"	V _{OLA}	2	-1.630	-	-1.600	-	-1.555	-1.555	Vdc			
Switching Times (50 Ω Load)	Propagation Delay											
Rise Time	t ₁₂₊	2	-	2.0	-	1.8	-	2.3	ns			
Fall Time	t ₁₂₋	2	-	2.0	-	1.9	-	2.3	ns			
	t ₁₃₋₂₊	2	-	2.1	-	1.9	-	2.4	-			
	t ₁₃₋₂₋	2	-	2.1	-	1.9	-	2.4	-			
	t ₁₅₋₂₋	2	-	2.5	-	2.3	-	2.8	-			
	t ₁₅₋₂₊	2	-	-	-	-	-	5	-			
	t ₁₅₋₂₋	2	-	-	-	-	-	5	-			
Rise Time	t ₁₂₊	2	-	2.7	-	2.5	-	2.9	ns			
Fall Time	t ₁₂₋	2	-	2.4	-	2.2	-	2.6	ns			
	t ₁₃₋₂₊	2	-	2.4	-	2.2	-	2.6	ns			
	t ₁₃₋₂₋	2	-	2.4	-	2.2	-	2.6	ns			
	t ₁₅₋₂₋	2	-	2.5	-	2.3	-	2.8	ns			
	t ₁₅₋₂₊	2	-	-	-	-	-	5	-			
	t ₁₅₋₂₋	2	-	-	-	-	-	5	-			

* Individually test each input applying V_{IH} or V_{IL} to input under test.