

SP1672

TRIPLE 2-INPUT EXCLUSIVE-OR GATE

This three gate array is designed to provide the positive logic Exclusive-OR function in high speed applications. These devices contain a temperature compensated internal bias which insures that the threshold point remains in the centre of the transition region over the temperature range (-30°C to +85°C). Input pulldown resistors eliminate the need to tie unused inputs to VEE.




Fig. 1 Logic diagram of SP1672




Fig. 2 Switching time test circuit and waveforms at +25°C

ELECTRICAL CHARACTERISTICS

This ECL III circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The package should be housed in a suitable heat sink or a transverse air flow greater than 500 linear fpm should be maintained while the circuit is either in a test socket or mounted on a printed circuit board. Test procedures are shown for selected inputs and selected outputs. The other inputs and outputs are tested in a similar manner. Outputs are tested with a 50-ohm resistor to -2.0 Vdc.

Characteristic	Symbol	Pin Under Test	SP1672 Test Limits						TEST VOLTAGE VALUES (Vohh)								
			-30°C		+25°C		+85°C		VIH max All Inputs	VIL min	VIHA min	VIHA max	VILA min	VILA max	VEE		
			Min	Max	Min	Max	Min	Max								Unit	(VCC) Gnd
Power Supply Drain Current	IE	8	-	-	-	-	-	-	-	-	-	-	-	-	8	1.16	
Input Current	Iin H	3,11,13	-	-	-	-	350	-	-	-	-	-	-	-	-	8	1.16
	0.75 Iin H	5,6,7	-	-	-	270	-	-	-	-	-	-	-	-	-	8	1.16
Logic "1" Output Voltage	VOH	2	1.045	-0.875	-0.960	-0.810	-0.890	-0.700	Vdc	3	5	-	-	-	8	1.16	
	Logic "0" Output Voltage	VOL	2	-1.890	-1.850	-1.620	-1.830	-1.575	Vdc	3.5	-	-	-	-	8	1.16	
Logic "0" Input Threshold Voltage	VOLH	2	-1.065	-	-0.980	-	-0.910	-	Vdc	-	3	5	3	8	1.16		
	VOLA	2	-1.630	-	-0.980	-	-0.910	-	Vdc	-	5	3	3	8	1.16		
Switching Times (50 Ω Load)	Propagation Delay	13-2+	Min	2.0	Min	-1.600	Min	-1.555	Vdc	-	-	3.5	-	8	1.16		
			Max	2.0	Max	-1.600	Max	-1.555	Vdc	-	-	3.5	-	8	1.16		
Rise Time	12+	2	Min	2.0	Min	1.8	Min	2.3	ns	-	-	3	2	8	1.16		
			Max	2.1	Max	1.9	Max	2.4	ns	-	-	5	2	8	1.16		
			Min	2.1	Min	1.9	Min	2.4	ns	-	-	5	2	8	1.16		
			Max	2.5	Max	2.3	Max	2.8	ns	-	-	5	2	8	1.16		
			Min	2.7	Min	2.5	Min	2.9	ns	-	-	3	2	8	1.16		
Fall Time	12+	2	Min	2.4	Min	2.2	Min	2.6	ns	-	-	3	2	8	1.16		
			Max	2.4	Max	2.2	Max	2.6	ns	-	-	3	2	8	1.16		

* Individually test each input applying VIH or VIL to input under test.