



MV8860
T-75-27-07
CMOS

MV8860

DTMF DECODER

The MV8860 detects and decodes all 16 DTMF tone pairs. The device accepts the high group and low group square wave signals from a DTMF filter (MV8865) and provides a 3-state buffered 4-bit binary output. The clock signals are derived from an on-chip oscillator requiring only a single resistor and low cost crystal as external components. The MV8860 is implemented in CMOS technology and incorporates an on-chip regulator, providing low power operation and power supply flexibility.

The MV8860 is available in Plastic DIL (DP) and Ceramic DIL (DG), both with an operating temperature range of -40°C to +85°C.




Fig.1 Pin connections (top view)

FEATURES

- 18 Pin DIL Package
- Central Office Quality Detection
- Excellent Voice Talk-Off
- Detect Times down to 20ms
- Single Supply 5V, or 8 to 13V Operation
- Latched 3-State Buffered Outputs
- Detects All 16 DTMF Combinations
- Uses Inexpensive 3.58 MHz Crystal
- Low Power CMOS Circuitry
- Adjustable Acquisition and Release Times
- Equivalent to MT8860X

APPLICATIONS

In DTMF Receivers For:

- End-to-end Signalling
- Control Systems
- PABX
- Central Office
- Mobile Radio
- Key Systems
- Tone to Pulse Converters




Fig.2 MV8860 functional block diagram

7220513 PLESSEY SEMICONDUCTORS
MV8860

95D 07059 D

DC ELECTRICAL CHARACTERISTICS

7-75-27-07

Test conditions (unless otherwise stated):
 $T_{amb} = +25^{\circ}C$; $f_c = 3.579545 MHz$
5V operation: $V_{DD} - V_{EE} = 5V$, $V_{SS} = V_{EE}$, connections as Fig.5a
12V operation: $V_{DD} - V_{EE} = 12V$, $R_{SSEE} = 900\Omega$, connections as Fig.5b
 Outputs not loaded
 For Input current parameters only, $V_{IH} = V_{IHO} = V_{DD}$, $V_{IL} = V_{EE}$, $V_{ILO} = V_{SS}$
 All voltages referenced to V_{EE} unless otherwise noted.

	Characteristic	Symbol	Min	Typ	Max	Unit	Test Conditions	
SUPPLY	Operating Supply Voltage	V_{DD}	4.75	5	5.25	V	Connections Fig. 5a	
	($V_{DD} - V_{EE}$)		8		13	V	Connections Fig. 5b	
	Internal Logic Ground Voltage	V_{DDSS}	4.75		5.25	V	Connections Fig. 5a	
			($V_{DD} - V_{SS}$)	6.0	6.5	7.5	V	Connections Fig. 5b
	Operating Supply Current	I_{DD}		1.3	4	mA	5V	
				2.5	5	mA	12V $V_{DD} - V_{SS} = 5.5V$	
				5.5	6.7	mA	12V $R_{SSEE} = 900\Omega$	
	Internal Logic Ground Pin Current	I_{SS}		6.5		mW	5V	
				66		mW	12V	
INPUTS	High Level Input Voltage	V_{IH}	3.5	4		V	5V	
	(All Inputs Except OSC1)		8.5	9		V	12V	
	Low Level Input Voltage	V_{IL}		1	1.5	V	5V	
	(All Inputs Except OSC1)			3	3.5	V	12V	
	High Level Input Voltage	V_{IHO}	3.5	4.5		V	5V	
	OSC1		10.5	11		V	12V	
	Low Level Input Voltage	V_{ILO}		0.5	1.5	V	5V Ref V_{SS}	
	OSC1			0.5	1.5	V	12V Ref V_{SS}	
	Steering Input Threshold Voltage	V_{Tst}	2.04	2.27	2.5	V	5V	
	PULL DOWNS	Pull Down Sink Current	I_{IHl}	10	25	75	μA	5V
		(INH-)		10	190	400	μA	12V
		Pull Up Source Current	I_{ILT}	2	7	45	μA	5V
(TOE)				10	55	250	μA	12V
Input High Leakage Current		I_{IH}		0.1	1.5	μA	5V or 12V	
Input Low Leakage Current		I_{IL}		0.1	1.5	μA		
OUTPUTS	High Level Output Voltage	V_{OH}	4.9			V	5V	
	(All Outputs Except OSC2)		11.9			V	12V	
	Low Level Output Voltage	V_{OL}			0.1	V	5V	
	(All Outputs Except OSC2)				0.1	V	12V	
	High Level Output Voltage	V_{OHO}	4.9			V	5V	
	OSC2		11.9			V	12V	
OUTPUTS	Low Level Output Voltage	V_{OLO}			0.1	V	5V Ref V_{SS}	
	OSC2				0.1	V	12V Ref V_{SS}	
	Output Drive Current	P Channel Source	I_{OH}	0.4	0.6		mA	5V $V_{OH} = 4.5V$
				0.5	0.8		mA	12V $V_{OH} = 11.5V$
	(All Outputs Except OSC2)	N Channel Sink	I_{OL}	0.8	1.2		mA	5V $V_{OL} = 0.5V$
				1.0	1.6		mA	12V $V_{OL} = 0.5V$
	Output Drive Current	P Channel Source	I_{OHO}	90	120		μA	5V $V_{OH} = 4.5V$
				90	120		μA	12V $V_{OH} = 11.5V$
	OSC2	N Channel Sink	I_{OLO}	100	160		μA	5V $V_{OL} = 0.5V$
				100	160		μA	12V $V_{SS} = 0.5V$
	Tristate Output Current (High Impedance State)	$L_1 - L_4 = H$ $L_1 - L_4 = L$ $L_1 - L_4 = H$ $L_1 - L_4 = L$	I_{OZ}		0.035	1.5	μA	5V Appl $V_{OL} = 0V$
					0.1	1.5	μA	5V Appl $V_{OH} = 5V$
					0.1	1.5	μA	12V Appl $V_{OL} = 0V$
					0.3	1.5	μA	12V Appl $V_{OH} = 12V$

All "typical" parametric information is for design aid only, not guaranteed and not subject to production testing.

7220513 PLESSEY SEMICONDUCTORS

95D 07060 D

MV8860

AC ELECTRICAL CHARACTERISTICS

T-75-27-07

Test conditions (unless otherwise stated):
 T_{amb} = +25°C; V_{DD} = +5V; f_c = 3.579545MHz

		Characteristic	Symbol	Min	Typ	Max	Unit	Test Conditions	
1	D E T E C T O R	Tone Frequency Deviation Accept	Δf_A			±2.5	% Nom.		
2		Tone Frequency Deviation Reject	Δf_R	±3.5			% Nom.		
3		Tone Present Detection Time	t _{DP}	6		10	ms		
4		Tone Absent Detection Time	t _{DA}	0.6	4	10	ms		
5		Guard Time (Adjustable)	t _{GT(P or E)}		20		ms	See Fig. 3 Fig. 7a R = 300k Ω C = 0.1μF	
6		Time to Receive = (t _{DP} + t _{GTP})	t _{REC}	28	30	35	ms		
7		Invalid Tone Duration (t _n of t _{REC})	t _{REC}			20	ms		
8		Interdigit Pause = (t _{DA} + t _{GTA})	t _{ID}	30			ms		
9		Acceptable Drop Out (t _n of t _{ID})	t _{DO}			20	ms		
10	I/P	FL FH Input Transition Time	t _T		1.0	us	10% - 90% V _{DD}		
11		Capacitance Any Input	C		5	7.5	pF		
12	O U T P U T S	Propogation Delay St to L ₁ - L ₄	t _{PL}		8	11	μs	V _{DD} 5V	
13					8	11	μs	V _{DD} 12V	
14		Propogation Delay St to StD	t _{PSID}		12	14	μs	V _{DD} 5V	
15					12	14	μs	V _{DD} 12V	
16		Propogation Delay TOE to L ₁ - L ₄	Enable	t _{PTE}		300		ns	V _{DD} 5V
17						200		ns	V _{DD} 12V
18			Disable	t _{PTD}		300		ns	V _{DD} 5V
19						200		ns	V _{DD} 12V
20			Crystal/Clock Frequency	f _c	3.5759	3.5795	3.5831	MHz	OSC 1 OSC 2
21	C L O C K	Clock Input (OSC 1)	Rise Time	t _{LHCl}		110	ns	10% - 90%	Externally
22			Fall Time	t _{HLCl}		110	ns	V _{DD} = V _{SS}	Applied
23		Duty Cycle	DC _{Cl}	40	50	60	%		Clock
24	C L O C K	Clock Output (OSC 2)	Capacitive Load	C _{LOC}		30	pF	With Clock Drive to OSC 1	
25				C _{LOX}				nF	Sinusoidal Output With Crystal

ABSOLUTE MAXIMUM RATINGS

The absolute maximum ratings are limiting values above which operating life may be shortened or specified parameters may be degraded.

Parameter	Min	Max			Max
V _{DD} - V _{EE}		16	V	Power Dissipation	DG Package* 1000mW
V _{DD} - V _{SS} (Low Impedance Supply)		5.5	V		DP Package** 450mW
Voltage on any pin except OSC1 OSC2	V _{EE} - 0.3	V _{DD} + 0.3	V	* Derate 16mW/°C above 75°C ** Derate 6.3mW/°C above 25°C All leads soldered to PC board.	
Voltage OSC1 OSC2	V _{SS} - 0.3	V _{DD} + 0.3	V		
Max current at any pin (except V _{DD} & V _{EE})		10	mA		
Operating Temperature	DP/DG Package	-40	+85	°C	
Storage Temperature	DG Package	-55	+175	°C	
	DP Package	-55	+125	°C	

7220513 PLESSEY SEMICONDUCTORS

95D 07061 D

MV8860

7-75-27-07

Original Tone Character		TOE	L4	L3	L2	L1
DR	X	L	Z	Z	Z	Z
	1	H	L	L	L	H
	2	H	L	L	H	L
	3	H	L	L	H	H
	4	H	L	H	L	L
	5	H	L	H	L	H
	6	H	L	H	H	L
	7	H	L	H	H	H
	8	H	H	L	L	L
	9	H	H	L	L	H
	0	H	H	L	H	L
D	*	H	H	L	H	H
	#	H	H	H	L	L
	A	H	H	H	L	H
	B	H	H	H	H	L
	C	H	H	H	H	H

Detected Character	INH	EST
None	∅	L
X	L	H
DR	H	H
D	H	L

Est	St	GT	StD*
L	L	L	L
H	L	Z	L
L	H	Z	H
H	H	H	H

(b) Inhibit function (c) Steering

* DELAYED WRT St.
 FOR THE PURPOSE OF THESE TABLES CONSIDER:
 $V_{St} < V_{TSt}$ LOGIC LOW (L)
 $V_{St} > V_{TSt}$ LOGIC HIGH (H)
 H= LOGIC HIGH L= LOGIC LOW
 ∅= "DON'T CARE" LOGIC HIGH OR LOW
 Z= HIGH IMPEDANCE X= ANY CHARACTER

(a) Output coding

Table 1 Coding data




Fig.3 Timing diagram

7220513 PLESSEY SEMICONDUCTORS

95D 07062 D

MV8860

PIN FUNCTIONS

T-75-27-07

Pin	Name	Description	
1	OSC2	CLOCK OUTPUT	3.58MHz crystal with parallel 5MΩ resistor connected between these pins completes internal oscillator, running between V _{DD} and V _{SS} .
2	OSC1	CLOCK INPUT	
3	IC	Internal connection for testing only (reset) Note 1	
4	FH	High frequency group input. Accepts single rectangular wave High group tone from DTMF filter	
5	L1	Data Outputs. 3 state buffered Provides 4 Bit binary word corresponding to the tone pair decoded, when enabled by TOE See Table 1 for state table	
6	L2		
7	L3		
8	L4		
9	TOE	3 state output enable input. Logic high on this input enables outputs L1-L4. Internal pull up	
10	V _{SS}	Internal logic ground. For V _{DD} - V _{EE} = 5V V _{SS} connected to V _{EE} . For V _{DD} - V _{EE} > 8V, V _{SS} connected via resistor to V _{EE} see Fig. 5	
11	V _{EE}	Negative power supply. External logic ground	
12	INH	Inhibit input. Logic high inhibits detection of tones representing characters #, *, A, B, C, D. Internal pull down	
13	FL	Low frequency group input. Accepts single rectangular wave low group tone from DTMF filter	
14	St	Steering Input. A voltage greater than V _{TSt} on this input causes the device to accept validity of the detected tone pair and latch the corresponding codeword at the outputs Voltage < V _{TSt} on this pin frees the device to accept a new tone pair. See Table 1c and Functional Description	
15	StD	Delayed Steering Output. Flags when a valid tone pair has been received. Presents logic high when output latch updated. When St voltage exceeds V _{TSt} . Returns to logic low when St voltage falls below V _{TSt}	
16	Est	Early Steering Output. Presents a logic high immediately the digital algorithm detects a recognisable tone pair. Any momentary loss of the incoming tone or excessive distortion of the tone will cause Est to return to a logic low	
17	GT	Guard Time Output. 3 state output. Normally connected to St, is used in the steering algorithm and is a function of St and Est (See Table 1c)	
18	V _{DD}	Positive power supply	

Note 1: Must be left open circuit.

MV8860

T-75-27-07

OPERATING NOTES

The MV8860 is a CMOS Digital DTMF detector and decoder. Used in conjunction with a suitable DTMF filter (MV8865) it can detect and decode all 16 Standard DTMF tone pairs, accurately discriminating between adjacent frequencies in both high and low groups in the presence of noise and normal voice signals.

To form a complete DTMF receiver the MV8860 must be preceded by a DTMF filter, the function of which is to separate the high group and low group components of the composite dual tone signal and limit the resulting pair of sine wave signals to produce rectangular wave signals having the same frequencies as the individual components of the composite DTMF input. The high group and low group rectangular waves are applied to the MV8860s FH and FL inputs, respectively. The MV8865 DTMF filter provides these functions.

Within the MV8860 the FL and FH signals are operated on by a complex averaging algorithm. This is implemented using digital counting techniques (Control/Discriminators, Fig.2) to determine the frequencies of the incoming tones and verify that they correspond to standard DTMF frequencies. When both high group and low group signals have been simultaneously detected, a flag EST (Logic High), is generated. EST is generated (cancelled) rapidly on detecting the presence (absence) of a DTMF tone pair (see Fig.3) and is used to perform a final validity check.

The final validity check requires the input DTMF signal to be present uninterrupted by drop out or excessive distortion (which would result in EST being cancelled) for a minimum time (t_{REC}) before being considered valid. This contributes greatly to the talk off performance of the system. The check also imposes a minimum period of 'tone absent' before a valid received tone is recognised as having ended. This allows short periods of drop out (t_{DO}) or excessive noise to occur during a received tone, without it being misinterpreted as two successive characters by the steering circuit (EST, St, GT). A capacitor C (Fig.7a) is charged via resistor R from EST which a DTMF tone pair is detected. After a period t_{GTP} , V_C exceeds the St input threshold voltage V_{TST} , setting an internal flag indicating the detected signal is valid. Functioning of the check algorithm is completed by the three state output GT which is

normally connected to St and operates under the control of Est and St. Its mode of operation is shown by the steering state table (Table 1c) and timing diagram (Fig.3).

Internally the presence of the EST flag allows the control/discriminator to identify the detected tones to the code converter which in turn presents a 4 bit binary code word, corresponding to the original transmitted character, to the output latch. The appearance of the internal St flag clocks the latch, presenting the output code at the tristate outputs L₁ to L₄. The St internal flag is delayed (by t_{PSID}) and appears at the StD output to provide a strobe output function indicating that a new character has been received and the output updated. StD will return to a logic low after the St flag has been reset by V_C (Fig.7a) falling below V_{TST} .

Increasing the 'time to receive' (t_{REC}) tends to further improve talk off performance (discrimination against voice simulation of a DTMF tone pair) but degrades the acceptable signal to noise ratio for the incoming signal. Increasing interdigit pause t_{ID} further reduces the probability of receiving the same character twice and improves acceptable signal to noise ratio but imposes a longer interdigit pause. Reducing t_{REC} or t_{ID} has the opposite effect respectively. The values of t_{REC} and t_{ID} can be tailored by adjusting t_{GTP} and t_{GTA} as shown in Fig.7.

When L₁ to L₄ are connected to a data bus TOE may be controlled by external circuitry or connected directly to StD automatically enabling the outputs whenever a tone is received. In either case StD may be used to flag external circuitry indicating a character has been received.

The MV8860 may be operated from either a 5V or 8 to 13V supply by use of the internal zener reference. The relevant connection diagrams are shown in Fig.5.

When using the MV8860 with the MV8865 DTMF filter it is only necessary to use the MV8865 crystal oscillator (see Fig.6). When using the higher supply voltage range the MV8865 OSC2 output should be capacitively coupled to the MV8860 OSC1 input as shown in Fig.6.

Where it is desirable to receive only the characters available on a rotary dial telephone, taking INH to a logic high inhibits detection of the additional DTMF characters. Incidentally this also further improves talk off due to the reduced number of detectable tones.




Fig.4 DTMF matrix, indicating character-tone pair correspondence




Fig.5 Power supply connection options

T-75-27-07




Fig.6 Single-ended input receiver using the MV8865 (5V operation)




Fig.7 Guard time adjustment