

17 ELECTRICAL SPECIFICATIONS

Table 17-1: 65550 Absolute Maximum Conditions

Symbol	Parameter	Min	Typical	Max	Units
P _D	Power Dissipation	—	—	3.0	W
V _{CC}	Supply Voltage†	-0.5	—	7.0	V
V _I	Input Voltage	-0.5	—	V _{CC} +0.5	V
V _O	Output Voltage	-0.5	—	V _{CC} +0.5	V
T _{OP}	Operating Temp	-25	—	85	°C
T _{STG}	Storage Temp	-40	—	125	°C

Note: Permanent device damage may occur if Absolute Maximum Rating are exceeded.
Functional operation must be restricted to the conditions under Normal Operating Conditions.

Table 17-2: 65550 Normal Operating Conditions

Symbol	Parameter	Min	Typical	Max	Units
V _{CC5}	Supply Voltage†	4.5	5.0	5.5	V
V _{CC33}	Supply Voltage†	3.0	3.3	3.6	V
T _A	Ambient Temperature	0	—	70	°C

**Table 17-3: 65550 DAC Characteristics
(Under Normal Operating Conditions Unless Noted Otherwise)**

Symbol	Parameter	Notes	Min	Typical	Max	Units
V _O	Output Voltage	I _O ≤ 10 mA	1.5	—	—	V
I _O	Output Current	V _O ≤ 1V @ 37.5Ω Load	21	—	—	mA
	Full Scale Error		—	—	± 5	%
	DAC to DAC Correlation		—	1.27	—	%
	DAC Linearity		± 2	—	—	LSB
	Glitch Energy		—	—	200	pVsec
	Comparator Sensitivity		—	50	—	mV

Note:

† IVCC and CVCC must ALWAYS be tied to the same voltage supply, and AVCC must NEVER be provided with a voltage supply that is higher than IVCC and CVCC.

**Table 17- 4: 65550 DC Characteristics
(Under Normal Operating Conditions Unless Noted Otherwise)**

Symbol	Parameter	Notes	Min	Typical	Max	Units
P _{D33}	Power Dissipation	All VCCs at 3.3V	-	-	1.5	W
P _{D50}	Power Dissipation	All VCCs at 5.0V	-	-	2.5	W
I _{CCES}	Power Supply Current	0°C, 5.5V, MCLK=40 MHz, DAC on ††	-	TBD	TBD	mA
I _{CCO5}	Power Supply Current	0°C, 5.5V, MCLK=40 MHz, DAC off ††	-	TBD	TBD	mA
I _{CCES}	Power Supply Current	0°C, 3.3V, MCLK=40 MHz, DAC on ††	-	TBD	TBD	mA
I _{CCO3}	Power Supply Current	0°C, 3.3V, MCLK=40 MHz, DAC off ††	-	TBD	TBD	mA
I _{CCSD}	Power Supply Current	0°C, 3.3V, Standby, Self Refresh DRAMs†	-	TBD	TBD	µA
I _{CCSS}	Power Supply Current	0°C, 3.3V, Standby, SlowRfsh 32KHz in	-	TBD	TBD	µA
I _{CCSR}	Power Supply Current	0°C, 3.3V, Standby, SlowRfsh XTALI in	-	TBD	TBD	µA
I _{IL}	Input Leakage Current		-100	-	+100	µA
I _{OZ}	Output Leakage Current	High Impedance	-100	-	+100	µA
V _{IL}	Input Low Voltage	All input pins	-0.5	-	0.8	V
V _{IH}	Input High Voltage	All input pins	2.0	-	VCC+0.5	V
V _{THR}	Input Switch Point	All inputs except RESET# & STNDBY#	-	1.4	-	V
V _{HYS}	Input Hysteresis	RESET# and STNDBY#	-	± 0.15	-	V
V _{OL5}	Output Low Voltage	Under max load per table 17-5 (5V)	-	-	0.5	V
V _{OL3}	Output Low Voltage	Under max load per table 17-5 (3.3V)	-	-	0.5	V
V _{OHS}	Output High Voltage	Under max load per table 17-5 (5V)	2.4	-	-	V
V _{OHS}	Output High Voltage	Under max load per table 17-5 (3.3V)	0.7xV _{CC}	-	-	V

Notes:

- † Measured with all chip inputs driven to inactive levels and outputs not connected (or connected to typical external loads).
- †† 640x480x8bpp, TFT panel (for power data regarding other configurations, contact Chips and Technobgies, Inc.).

**Table 17- 5: 65550 DC Drive Characteristics
(Under Normal Operating Conditions Unless Noted Otherwise)**

Symbol	Parameter	Output Pins	DC Test Conditions	Min	Units
I _{OL}	Output Low Drive	AA0-AA9	V _{OUT} =V _{OL} , see note†	12	mA
		HVSYNC, P0-P23, SHFCLK, M	V _{OUT} =V _{OL} , see note†	8	mA
		DEVSEL#, PAR, PERR#, SERR#, STOP#, TRDY#			
		CASAH/L#, CASBH/L#, CASCH/L#, CASDH/L#			
		ACTI, D0-D31, ENABKL, ENAVDD, ENAVEE,FLM, LP	V _{OUT} =V _{OL} , see note†	4	mA
COE#, RAS0#, RAS1#, WEA#, WEB#, WEC#, WED#					
	All other outputs	V _{OUT} =V _{OL} , see note†	2	mA	
I _{OH}	Output High Drive	AA0-AA9	V _{OUT} =V _{OL} , see note†	12	mA
		HVSYNC, P0-P23, SHFCLK, M	V _{OUT} =V _{OL} , see note†	8	mA
		DEVSEL#, PAR, PERR#, SERR#, STOP#, TRDY#			
		CASAH/L#, CASBH/L#, CASCH/L#, CASDH/L#			
		ACTI, D0-D31, ENABKL, ENAVDD, ENAVEE,FLM, LP	V _{OUT} =V _{OL} , see note†	4	mA
COE#, RAS0#, RAS1#, WEA#, WEB#, WEC#, WED#					
	All other outputs	V _{OUT} =V _{OL} , see note†	2	mA	

Note: †I_{OL} & I_{OH} drive listed above indicates 5V low drive (V_{CC}=4.5V) and 3.3V high drive (V_{CC}=3V), as programmed.

Note: Unless otherwise specified, specifications above apply to both 5V & 3.3V operation.
Electrical specifications contained herein are preliminary and subject to change without notice.

Table 17- 6: 65550 AC Test Conditions
(Under Normal Operating Conditions Unless Noted Otherwise)

Output Pins	Output Low Voltage	Output High Voltage	Capacitive Load
All 12mA, 8mA, 4mA outputs plus PAR for PCI	V _{OL}	2.4V	85pF
All Other 2mA output pads	V _{OL}	2.4V	40pF

Table 17- 7: 65550 AC Timing Characteristics - Reference Clock

Symbol	Parameter	Notes	Min	Typical	Max	Units
F _{REF}	Reference Frequency	(±100 ppm)	1	14.31818	60	MHz
T _{REF}	Reference Clock Period	1/F _{REF}	16.6	69.84128	1000	nS
T _{HI} /T _{REF}	Reference Clock Duty Cycle		25	-	75	%




Figure 17-1: Reference Clock Timing

Table 17- 8: 65550 AC Timing Characteristics - Clock Generator

Symbol	Parameter	Notes	Min	Typical	Max	Units
T _C	DCLK Frequency (3.3V)-- 550A1		-	-	80	MHz
	DCLK Frequency (5.0V) -- 550A1 and 550A1-5		-	-	100	MHz
T _C	DCLK Frequency (3.3V)-- 550B		-	-	95	MHz
T _{CH}	DCLK High -- 550A1		TBD	-	TBD	
T _{CL}	DCLK Low -- 550A1		TBD	-	TBD	
T _{CH}	DCLK High -- 550B		TBD	-	TBD	
T _{CL}	DCLK Low -- 550B		TBD	-	TBD	
T _M	MCLK Frequency (3.3V)-- 550A1		-	-	38	MHz
	MCLK Frequency (5.0V) -- 550A1 and 550A1-5		-	-	38	MHz
T _M	MCLK Frequency (3.3V)-- 550B		-	-	50	MHz
T _{MH}	MCLK High -- 550A1 and 550A1-5		TBD	-	TBD	
T _{ML}	MCLK Low -- 550A1 and 550A1-5		TBD	-	TBD	
T _{MH}	MCLK High -- 550B		TBD	-	TBD	
T _{ML}	MCLK Low -- 550B		TBD	-	TBD	




Figure 17-2: Clock Timing

Note: Unless otherwise specified, specifications above apply to both 5V & 3.3V operation.
Electrical specifications contained herein are preliminary and subject to change without notice.

Table 17- 9: 65550 AC Timing Characteristics - Reset

Symbol	Parameter	Notes	Min	Max	Units
T _{IPR}	Reset Active Time from Power Stable	See Note 1	5	–	mS
T _{ORS}	Reset Active Time from Ext. Osc. Stable		0	–	mS
T _{RES}	Reset Active Time with Power Stable	See Note 2	2	–	mS
T _{STR}	Reset Active Time from Standby	RESET# is ignored in Standby Mode	2	–	mS
T _{RSR}	Reset Rise Time	Reset fall time is non-critical	–	20	nS
T _{RSO}	Reset Active to Output Float Delay		–	40	nS
T _{CSU}	Configuration Setup Time	See Note 3	20	–	nS
T _{CHD}	Configuration Hold Time		5	–	nS

- Note 1:** This parameter includes time for internal voltage stabilization of all sections of the chip, startup and stabilization of the internal clock synthesizer, and setting of all internal logic to a known state.
- Note 2:** This parameter includes time for the internal clock synthesizer to reset to its default frequency and time to set all internal logic to a known state. It assumes power is stable and the internal clock synthesizer is already operating at some stable frequency.
- Note 3:** This parameter specifies the setup time to latch reliably the state of the configuration bits. Changes in some configuration bits may take longer to stabilize inside the chip (such as internal clock synthesizer-related bits 4 and 5). The recommended configuration bit setup time is T_{RES} (2mS) to insure that the chip is in a completely stable state when Reset goes inactive.




Figure 17-3: Reset Timing

Note: Unless otherwise specified, specifications above apply to both 5V & 3.3V operation. Electrical specifications contained herein are preliminary and subject to change without notice.

Table 17- 10: 65550 AC Timing Characteristics - PCI Bus Frame(33 MHz)

Symbol	Parameter	Notes	Min	Max	Units
T _{FRS}	FRAME# Setup to CLK		7	-	nS
T _{CMS}	C/BE#[3:0] (Bus CMD) Setup to CLK		7	-	nS
T _{CMH}	C/BE#[31:0] (Bus CMD) Hold from CLK		2	-	nS
T _{BES}	C/BE#[3:0] (Byte Enable) Setup to CLK		7	-	nS
T _{BEH}	C/BE#[3:0] (Byte Enable) Hold from CLK		2	-	nS
T _{ADS}	AD[31:0] (Address) Setup to CLK		7	-	nS
T _{ADH}	AD[31:0] (Address) Hold from CLK		2	-	nS
T _{DAS}	AD[31:0] (Data) Setup to CLK		7	-	nS
T _{DAH}	AD[31:0] (Data) Hold from CLK		2	-	nS
T _{DAD}	AD[31:0] (Data) Valid from CLK		2	11	nS
T _{TZH}	TRDY# High Z to High from CLK		2	11	nS
T _{THL}	TRDY# Active from CLK		2	11	nS
T _{TLH}	TRDY# Inactive from CLK		2	11	nS
T _{THZ}	TRDY# High before High Z		1	-	CLK
T _{DZL}	DEVSEL# Active from CLK		2	11	nS
T _{DLH}	DEVSEL# Inactive from CLK		2	11	nS
T _{DHZ}	DEVSEL# High before High Z		1	-	CLK
T _{ISC}	IRDY# Setup to CLK		7	-	nS
T _{IHC}	IRDY# Hold from CLK		2	-	nS




Figure 17-4: PCI Bus Frame Timing

Note: Unless otherwise specified, specifications above apply to both 5V & 3.3V operation.
Electrical specifications contained herein are preliminary and subject to change without notice.

Table 17- 11: 65550 AC Timing Characteristics - PCI Bus Stop(33 MHz)

Symbol	Parameter	Notes	Min	Max	Units
T _{SZH}	STOP# High Z to High from CLK		2	11	nS
T _{SHL}	STOP# Active from CLK		2	11	nS
T _{SLH}	STOP# Inactive from CLK		2	11	nS
T _{SHZ}	STOP# High before High Z		1	—	CLK




Figure 17-5: PCI Bus Stop Timing

Table 17- 12: 65550 AC Timing Characteristics PC BIOS ROM

Symbol	Parameter	Notes	Min	Max	Units
T _{ROE}	ROMOE# Active from CLK		—	40	nS

Note: PCI BIOS ROM timing is derived from the PCI bus clock. Timing sequences are fixed assuming the use of widely-available, low-cost, typical industry-standard EPROMs. Timing specifications and performance of BIOS ROM memory accesses are non-critical since PCI BIOS ROM data is always shadowed into high-speed system memory prior to execution of BIOS code.




Figure 17-6: PCI BIOS ROM Timing

Table 17- 13: 65550 AC Timing Characteristics - DRAM Read / Write

Symbol	Parameter	Notes	Versions ES 2.0 and Earlier		Versions ES 2.1 and Later		Units
			Min	Max	Min	Max	
T _{RC}	Read/Write Cycle Time	Std DRAM	4T _m - 15	-	4T _m - 15	-	nS
		EDO DRAM	5T _m - 5	-	6T _m - 5	-	nS
T _{RAS}	RAS# Pulse Width	Std DRAM	2T _m - 5	-	2T _m - 5	-	nS
		EDO DRAM	3T _m - 5	-	4T _m - 5	-	nS
T _{RP}	RAS# Precharge	Std DRAM	2T _m - 5	-	2T _m - 5	-	nS
		EDO DRAM	2T _m - 5	-	2T _m - 5	-	nS
T _{CRP}	CAS# to RAS# Precharge	Std DRAM	2T _m - 15	-	2T _m - 15	-	nS
		EDO DRAM	2T _m - 15	-	2T _m - 15	-	nS
T _{CSH}	CAS# Hold from RAS#	Std DRAM	2T _m	-	2T _m	-	nS
		EDO DRAM	2T _m	-	3T _m -5	-	nS
T _{RCd}	RAS# to CAS# Delay	Std DRAM	1.5T _m - 10	1.5T _m	1.5T _m - 10	1.5T _m	nS
		EDO DRAM	1.5T _m - 10	-	2.5T _m - 5	-	nS
T _{RSH}	RAS# Hold from CAS#	Std DRAM	0.5T _m	-	0.5T _m	-	nS
		EDO DRAM	1.5T _m - 15	-	1.5T _m - 15	-	nS
T _{CP}	CAS# Precharge		-	0.5T _m	0.5T _m	-	nS
T _{CAS}	CAS# Pulse Width		-	0.5T _m	9.5	-	nS
T _{ASR}	Row Address Setup to RAS#		0.5T _m - 5	-	0.5T _m - 5	-	nS
T _{ASC}	Column Address Setup to CAS#	Std DRAM	0.5T _m	-	0.5T _m	-	nS
		EDO DRAM	0.5T _m - 5	-	0.5T _m - 5	-	nS
T _{RAH}	Row Address Hold from RAS#		T _m - 5	-	2T _m - 5	-	nS
T _{CAH}	Column Address Hold from CAS#		0.5T _m	-	0.5T _m	-	nS
T _{CAC}	Data Access Time from CAS#	Std DRAM	-	0.5T _m	-	0.5T _m	nS
		EDO DRAM	-	T _m -8	-	T _m -8	nS
T _{TRAC}	Data Access Time from RAS#	Std DRAM	-	2T _m	-	2T _m	nS
		EDO DRAM	-	2.5T _m	-	4T _m -23	nS
T _{DS}	Write Data Setup to CAS#	Std DRAM	0.5T _m - 5		0.5T _m - 5		nS
		EDO DRAM	0.5T _m - 5		0.5T _m - 5		nS
T _{DH}	Write Data Hold from CAS#		0.5T _m		0.5T _m		nS
T _{COH}	Read data hold from CAS# fall	EDO DRAM	2		5		nS
T _{OFF}	Read data hold from CAS# rise	Std DRAM	0		0		nS
T _{PC}	CAS Cycle Time		T _m		T _m		nS
T _{WS}	WE# Setup to CAS#		T _m - 10		2T _m - 10		nS
T _{WH}	WE# Hold from CAS#		2T _m - 5		2T _m - 5		nS

Note: The 65550 does not perform mixed read and write (or read modify write) cycles during the same CAS low interval. Unless otherwise specified, specifications above apply to both 5V & 3.3V operation. Electrical specifications contained herein are preliminary and subject to change without notice.




Figure 17-7: DRAM Page Mode Read Cycle Timing




Figure 17-8: DRAM Page Mode Write Cycle Timing

Note: The above diagrams represent typical page mode cycles. The number of actual CAS cycles may vary. Unless otherwise specified, specifications above apply to both 5V & 3.3V operation. Electrical specifications contained herein are preliminary and subject to change without notice.

Table 17-14: 65550 AC Timing Characteristics - CBR Refresh

Symbol	Parameter	Notes	Min	Typical	Max	Units
T _{CHR}	RAS# to CAS# Delay		5T _m - 5	-	-	nS
T _{CSR}	CAS# to RAS# Delay	Normal Operation Standby Mode	T _m - 5 2T _m - 5	-	-	nS
T _{RAS}	RAS# Pulse Width		5T _m - 5	-	-	nS




Figure 17-9: CAS-Before-RAS (CBR) DRAM Refresh Cycle Timing

Table 17-15: 65550 AC Timing Characteristics - Self Refresh

Symbol	Parameter	Notes	Min	Typical	Max	Units
T _{RASS}	RAS# Pulse Width for Self-Refresh		100	-	-	μS
T _{RP}	RAS# Precharge		4T _m - 3	-	-	nS
T _{RPS}	RAS# Precharge for Self-Refresh		10T _m	-	-	nS
T _{RPC}	RAS# to CAS# Delay		3T _m - 5	-	-	nS
T _{CSR}	CAS# to RAS# Delay	Normal Operation Standby Mode	T _m - 5 2T _m - 5	-	-	nS
T _{CHS}	CAS# Hold Time		0	-	-	nS
T _{CPN}	CAS# Precharge		T _m - 5	-	-	nS




Figure 17-10: "Self Refresh DRAM" Refresh Cycle Timing

Table 17-16: 65550 AC Timing Characteristics - Video Data Port

Symbol	Parameter	Notes	Min	Max	Units
T _{VDS}	VP (Incoming Data) Setup	ZV-Port Mode	5*	–	nS
T _{VDH}	VP (Incoming Data) Hold		3*	–	nS
T _{HRs}	HREF (Incoming HS) Setup		5*	–	nS
T _{HRH}	HREF (Incoming HS) Hold		3*	–	nS
T _{VRS}	VREF (Incoming VS) Setup		5*	–	nS
T _{VRH}	VREF (Incoming VS) Hold		3*	–	nS

* Note: To be confirmed.




Figure 17-11: Video Data Port Timing




Figure 17-12: CRT Output Timing

Table 17- 17: 65550 AC Timing Characteristics - Panel Output Timing

Symbol	Parameter	Notes	Min	Max	Units
T _{SCCTR}	SHFCLK cycle time	Data latched on SHFCLK rise	15	-	nS
T _{SDR}	Panel data setup to SHFCLK rise		Tsc-5	-	nS
T _{HDR}	Panel data hold from SHFCLK rise		0	-	nS
T _{SCR}	Panel control setup to SHFCLK rise		Tsc-3	-	nS
T _{HCR}	Panel control hold from SHFCLK rise		-3	-	nS
T _{SCCTF}	SHFCLK cycle time		Data latched on SHFCLK fall	25	-
T _{SDF}	Panel data setup to SHFCLK fall	0.5 Tsc-5		-	nS
T _{HDF}	Panel data hold from SHFCLK fall	0.5 Tsc		-	nS
T _{SCF}	Panel control setup to SHFCLK fall	0.5 Tsc-3		-	nS
T _{HCF}	Panel control hold from SHFCLK fall	0.5 Tsc-3		-	nS
T _{SCDC}	SHFCLK Duty Cycle (% high)	Color STN-DD or STN-SS		TBD	TBD
	SHFCLK Duty Cycle (% high)	TFT or Mono STN	TBD	TBD	

Note: AC Timing is valid when either:
 DVCC=5V, max output loading=50pF
 DVCC=3.3V, max output loading=25pF.




Figure 17-13: Panel Output Timing

Note: Unless otherwise specified, specifications above apply to both 5V & 3.3V operation.
 Electrical specifications contained herein are preliminary and subject to change without notice.

18.0 MECHANICAL SPECIFICATIONS

This section provides the mechanical specifications for the Thin Quad Flat Pack (TQFP), Plastic Quad Flat Pack (PQFP), and Ball Grid Array (BGA).

18.1 Thin Quad Flat Pack (TQFP)




Figure 18-1: Thin Quad Flat Pack (TQFP)

18.2 Plastic Quad Flat Pack





Figure 18-2: Plastic Quad Flat Pack

18.3 256+16-Contact Ball Grid Array

Top View



Bottom View




Figure 18-3: 256+16-Contact Ball Grid Array