

DESCRIPTION

The HY628100A is a high speed, low power and 1M bit CMOS Static Random Access Memory organized as 131,072 words by 8bit. The HY628100A uses high performance CMOS process technology and designed for high speed low power circuit technology. It is particularly well suited for used in high density low power system application. This device has a data retention mode that guarantees data to remain valid at a minimum power supply voltage of 2.0V.


FEATURES

- Fully static operation and Tri-state output
- TTL compatible inputs and outputs
- Battery backup(L/LL-part)
 - 2.0V(min) data retention
- Standard pin configuration
 - 32pin 525mil SOP
 - 32pin 8x20mm TSOP-I(Standard)

Product No	Voltage (V)	Speed (ns)	Operation Current(mA)	Standby Current(uA)			Temperature (°C)
				L	LL		
HY628100A	5.0	55/70/85	10	1mA	100	20	0~70

Comment : 50ns is available with 30pF test load.


PIN CONNECTION



PIN DESCRIPTION

Pin Name	Pin Function
/CS1	Chip Select 1
CS2	Chip Select 2
/WE	Write Enable
/OE	Output Enable
A0 ~ A16	Address Input
I/O1 ~ I/O8	Data Input/Output
Vcc	Power(5.0V)
Vss	Ground

BLOCK DIAGRAM



ORDERING INFORMATION

Part No.	Speed	Power	Temp	Package
HY628100AG	55/70/85			SOP
HY628100ALG	55/70/85	L-part		SOP
HY628100ALLG	55/70/85	LL-part		SOP
HY628100AT1	55/70/85			TSOP-I(Standard)
HY628100ALT1	55/70/85	L-part		TSOP-I(Standard)
HY628100ALLT1	55/70/85	LL-part		TSOP-I(Standard)

Comment : 50ns is available with 30pF test load.

ABSOLUTE MAXIMUM RATING (1)

Symbol	Parameter	Rating	Unit
V _{CC} , V _{IN} , V _{OUT}	Power Supply, Input/Output Voltage	-0.5 to 7.0	V
T _A	Operating Temperature	0 to 70	°C
T _{STG}	Storage Temperature	-65 to 125	°C
P _D	Power Dissipation	1.0	W
I _{OUT}	Data Output Current	50	mA
T _{SOLDER}	Lead Soldering Temperature & Time	260 •10	°C•sec

Note

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is stress rating only and the functional operation of the device under these or any other conditions above those indicated in the operation of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect reliability.

RECOMMENDED DC OPERATING CONDITION

T_A=0°C to 70°C /-400°C to 85°C

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage	4.5	5.0	5.5	V
V _{SS}	Ground	0	0	0	V
V _{IH}	Input High Voltage	2.2	-	V _{CC} +0.5	V
V _{IL}	Input Low Voltage	-0.5(1)	-	0.8	V

Note :

- V_{IL} = -3.0V for pulse width less than 30ns

TRUTH TABLE

/CS1	CS2	/WE	/OE	MODE	I/O OPERATION
H	X	X	X	Standby	High-Z
X	L	X	X		High-Z
L	H	H	H	Output Disabled	High-Z
L	H	H	L	Read	Data Out
L	H	L	X	Write	Data In

Note :

- H=V_{IH}, L=V_{IL}, X=don't care

DC ELECTRICAL CHARACTERISTICS

$V_{CC} = 5.0V \pm 10\%$, $T_A = 0^\circ C$ to $70^\circ C$, unless otherwise specified

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit	
ILI	Input Leakage Current	$V_{SS} \leq V_{IN} \leq V_{CC}$	-1	-	1	uA	
ILO	Output Leakage Current	$V_{SS} \leq V_{OUT} \leq V_{CC}$, /CS1 = VIH or CS2 = VIL or /OE = VIH or /WE = VIL	-1	-	1	uA	
Icc	Operating Power Supply Current	/CS1 = VIL, CS2 = VIH, VIN = VIH or VIL, I/O = 0mA	-	5	10	mA	
ICC1	Average Operating Current	/CS1 = VIL CS2 = VIH, Min Duty Cycle = 100%, I/O = 0mA	-	30	50	mA	
ISB	TTL Standby Current (TTL Input)	/CS1 = VIH or CS2 = VIL	-	1	2	mA	
ISB1	Standby Current (CMOS Input)	/CS1 $\geq V_{CC} - 0.2V$	-	-	1	mA	
		CS2 $\geq 0.2V$ or	L	-	2	100	uA
		CS2 $\geq V_{CC} - 0.2V$	LL	-	1	20	uA
VOL	Output Low Voltage	IOL = 2.1mA	-	-	0.4	V	
VOH	Output High Voltage	IOH = -1mA	2.4	-	-	V	

Note : Typical values are at $V_{CC} = 5.0V$, $T_A = 25^\circ C$

AC CHARACTERISTICS

$V_{CC} = 5.0V \pm 10\%$, $T_A = 0^\circ C$ to $70^\circ C$ (Normal), unless otherwise specified

#	Symbol	Parameter	-55		-70		-85		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE									
1	TRC	Read Cycle Time	55	-	70	-	85	-	ns
2	tAA*	Address Access Time	-	55	-	70	-	85	ns
3	tACS*	Chip Select Access Time	-	55	-	70	-	85	ns
4	TOE	Output Enable to Output Valid	-	25	-	35	-	45	ns
5	TCLZ	Chip Select to Output in Low Z	10	-	10	-	10	-	ns
6	TOLZ	Output Enable to Output in Low Z	5	-	5	-	5	-	ns
7	tCHZ	Chip Deselection to Output in High Z	0	20	0	25	0	30	ns
8	tOHZ	Out Disable to Output in High Z	0	20	0	25	0	30	ns
9	tOH	Output Hold from Address Change	10	-	10	-	10	-	ns
WRITE CYCLE									
10	tWC	Write Cycle Time	55	-	70	-	85	-	ns
11	tCW	Chip Selection to End of Write	45	-	60	-	70	-	ns
12	tAW	Address Valid to End of Write	45	-	60	-	70	-	ns
13	tAS	Address Set-up Time	0	-	0	-	0	-	ns
14	tWP	Write Pulse Width	40	-	50	-	55	-	ns
15	tWR	Write Recovery Time	0	-	0	-	0	-	ns
16	tWHZ	Write to Output in High Z	0	20	0	25	0	30	ns
17	tDW	Data to Write Time Overlap	25	-	30	-	35	-	ns
18	tDH	Data Hold from Write Time	0	-	0	-	0	-	ns
19	tOW	Output Active from End of Write	5	-	5	-	5	-	ns

Comment : tAA* and tACS* can meet 50ns with 30pF test load.

AC TEST CONDITIONS


TA = 0°C to 70°C (Normal), unless otherwise specified

PARAMETER	Value
Input Pulse Level	0.8V to 2.4V
Input Rise and Fall Time	5ns
Input and Output Timing Reference Level	1.5V
Output Load	CL = 100pF + 1TTL Load
	CL* = 30pF + 1TTL Load

Comment

* : Test load is 30pF for 50ns

AC TEST LOADS



Note : Including jig and scope capacitance

CAPACITANCE


Temp = 25°C, f = 1.0MHz

Symbol	Parameter	Condition	Max.	Unit
CIN	Input Capacitance	VIN = 0V	6	pF
COUT	Output Capacitance	V/I/O = 0V	8	pF

Note : These parameters are sampled and not 100% tested

TIMING DIAGRAM


READ CYCLE 1



Note(READ CYCLE):

1. tCHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels
2. At any given temperature and voltage condition, tCHZ max. is less than tCLZ min. both for a given device and from device to device.
3. /WE is high for the read cycle.


READ CYCLE 2




Note(READ CYCLE):

1. /WE is high for the read cycle.
2. Device is continuously selected /CS1 = VIL, CS2 = VIH.
3. /OE = VIL.


WRITE CYCLE 1 (WE Controlled)



WRITE CYCLE 2 (CS1 Controlled)



WRITE CYCLE 3 (CS2 Controlled)



Notes(WRITE CYCLE):

1. A write occurs during the overlap of a low /CS1, CS2 and low /WE. A write begins at the latest transition among /CS1 going low, CS2 going high and /WE going low: A write ends at the earliest transition among /CS1 going high, CS2 low and /WE going high. t_{WP} is measured from the beginning of write to the end of write.
2. t_{CW} is measured from the later of /CS1 going low or CS2 going high to the end of write .
3. t_{AS} is measured from the address valid to the beginning of write.
4. t_{WR} is measured from the end of write to the address change. t_{WR} is applied in case a write ends as /CS1, or /WE going high, and t_{WR} is applied in case a write ends at CS2 going low.
5. If /OE, CS2 and /WE are in the read mode during this period, the I/O pins are in the output low-Z state, input of opposite phase of the output must not be applied because bus contention can occur.
6. If /CS1 goes low simultaneously with /WE going low, the outputs remain in high impedance state.
7. Dout is the read data of the new address.
8. When /CS1 is low and CS2 is high, I/O pins are in the output state. The input signals in the opposite phase leading to the outputs should not be applied.


DATA RETENTION ELECTRIC CHARACTERISTIC

SYM	Parameter	Test Condition	Min	Typ	Max	Unit	
VDR	V _{CC} for Data Retention	$\overline{CS1} \geq V_{CC} - 0.2V$ $CS2 \leq 0.2V$ or $\geq V_{CC} - 0.2V,$ $V_{SS} \leq V_{IN} \leq V_{CC}$	2.0	-	-	V	
ICCDR	Data Retention Current	$V_{CC} = 3.0V, \overline{CS1} \geq V_{CC} - 0.2V$ $CS2 \leq 0.2V$ or $\geq V_{CC} - 0.2V,$ $V_{SS} \leq V_{IN} \leq V_{CC}$	L	-	2	50	uA
			LL	-	1	10	uA
tCDR	Chip Deselect to Data Retention Time		0	-	-	ns	
tR	Operating Recovery Time		tRC(2)	-	-	ns	


Notes:

1. Typical values are under the condition of T_A = 25°C.
2. t_{RC} is read cycle time.

DATA RETENTION TIMING DIAGRAM 1



DATA RETENTION TIMING DIAGRAM 2




RELIABILITY SPEC.



TEST MODE		TEST SPEC.
ESD	HBM	$\geq 2000V$
	MM	$\geq 250V$
LATCH - UP		$\leq -100mA$
		$\geq 100mA$

PACKAGE INFORMATION


32pin 525mil Small Outline Package(G)



UNIT : INCH(mm)



32pin 8x20mm Thin Small Outline Package Standard(T1)



UNIT : INCH(mm)

