# IS61LV2568



FEBRUARY 2003

ISSI®

### FEATURES

- High-speed access times: 10 and 12 ns
- High-performance, low-power CMOS process
- Multiple center power and ground pins for greater noise immunity
- Easy memory expansion with CE and OE options
- CE power-down
- Low power: 540 mW @ 10 ns 36 mW standby mode
- · TTL compatible inputs and outputs
- Single 3.3V ±10% power supply
- Packages available:
  - 36-pin 400-mil SOJ
  - 44-pin TSOP (Type II)

## FUNCTIONAL BLOCK DIAGRAM


#### DESCRIPTION

The *ISSI* IS61LV2568 is a very high-speed, low power, 262,144-word by 8-bit CMOS static RAM. The IS61LV2568 is fabricated using *ISSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields higher performance and low power consumption devices.

When  $\overline{CE}$  is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down to 36mW (max.) with CMOS input levels.

The IS61LV2568 operates from a single 3.3V power supply and all inputs are TTL-compatible.

The IS61LV2568 is available in 36-pin 400-mil SOJ, and 44-pin TSOP (Type II) packages.



Copyright © 2003 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.


Integrated Silicon Solution, Inc. — 1-800-379-4774 Rev. B 02/07/03



# PIN CONFIGURATION 36-Pin SOJ

A4 [	1	36 🛛 NC
A3 [	2	35 🗋 A5
A2 [	3	34 🗋 A6
A1 [	4	33 🗋 A7
A0 [	5	32 🗋 A8
CE [	6	31 🗍 🖸
I/O0 [	7	30 🗍 1/07
I/O1 [	8	29 🗍 1/O6
Vdd [	9	28 🗍 GND
GND	10	27 🗍 Vdd
I/O2 [	11	26 🗍 1/05
I/O3 [	12	25 🗍 1/O4
WE	13	24 🗋 A9
A17 [	14	23 🗍 A10
A16 🗌	15	22 🗋 A11
A15 [	16	21 🗋 A12
A14 [	17	20 🗍 NC
A13 [	18	19 🗍 NC
	l	

# 44-Pin TSOP (Type II)



#### **PIN DESCRIPTIONS**

A0-A17	Address Inputs
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
I/00-I/07	<b>Bidirectional Ports</b>
Vdd	Power
GND	Ground
NC	No Connection

## **TRUTH TABLE**

Mode	WE	CE	ŌĒ	I/O Operation	VDD Current
Not Selected (Power-down)	Х	Н	Х	High-Z	ISB1, ISB2
Output Disabled	Нb	L	Н	High-Z	lcc
Read	Н	L	L	Dout	lcc
Write	L	L	Х	Din	lcc

# ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Parameter	Value	Unit
Vdd	Supply voltage with Respect to GND	-0.5 to +4.6	V
VTERM	Terminal Voltage with Respect to GND	-0.5 to VDD + 0.5	V
Tstg	StorageTemperature	-65 to +150	°C
Pd	PowerDissipation	1.0	W

Notes:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# **OPERATING RANGE**

Range	Ambient Temperature	Vdd
Commercial	0°C to +70°C	3.3V ± 10%
Industrial	–40°C to +85°C	3.3V ± 10%

## DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	<b>Test Conditions</b>		Min.	Max.	Unit
Vон	Output HIGH Voltage	Vdd = Min., Iон = -4.0 mA		2.4	_	V
Vol	Output LOW Voltage	$V_{DD} = Min., I_{OL} = 8.0 mA$		_	0.4	V
Vін	Input HIGH Voltage <sup>(1)</sup>			2.0	Vdd + 0.3	V
VIL	Input LOW Voltage <sup>(1)</sup>			-0.3	0.8	V
lu	Input Leakage	$GND \leq V_{IN} \leq V_{DD}$	Com. Ind.	1 5	1 5	μA
Ilo	Output Leakage	$GND \leq VOUT \leq VDD$ , Outputs Disabled	Com. Ind.	1 5	1 5	μA

#### Note:

1.  $V_{IL}(min) = -0.3V (DC); V_{IL}(min) = -2.0V (pulse width - 2.0 ns).$ 

VIH(max) = VDD + 0.3V (DC); VIH(max) = VDD + 2.0V (pulse width - 2.0 ns).

## **POWER SUPPLY CHARACTERISTICS**<sup>(1)</sup> (Over Operating Range)

				-10 ns	-12	ns	
Symbol	Parameter	Test Conditions		Min. Max	Min.	Max.	Unit
lcc	VDD Operating Supply Current	$V_{DD} = Max., \overline{CE} = V_{IL}$ lout = 0 mA, f = Max.	Com. Ind.	— 125 — 135	_	110 120	mA
ISB1	TTL Standby Current (TTL Inputs)	$\label{eq:VDD} \begin{array}{l} V_{DD} = Max., \\ V_{IN} = V_{IH} \text{ or } V_{IL} \\ \hline \overline{CE} \geq V_{IH}, \ f = max \end{array}$	Com. Ind.	— 40 — 50	_	35 45	mA
ISB2	CMOS Standby Current (CMOS Inputs)	$\label{eq:def-var} \begin{split} & \frac{V\text{DD} = Max.,}{CE} \geq V\text{DD} - 0.2V,\\ & V\text{IN} \geq V\text{DD} - 0.2V, \text{ or}\\ & V\text{IN} \leq \ 0.2V, \ f = 0 \end{split}$	Com. Ind.	— 10 — 20		10 20	mA

#### Note:

1. At f = fMAX, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

#### CAPACITANCE<sup>(1,2)</sup>

Symbol	Parameter	Conditions	Max.	Unit	
CIN	Input Capacitance	VIN = 0V	6	pF	
Cı/o	Input/Output Capacitance	Vout = 0V	8	pF	

#### Notes:

1. Tested initially and after any design or process changes that may affect these parameters.

2. Test conditions:  $T_A = 25^{\circ}C$ , f = 1 MHz,  $V_{DD} = 3.3 \text{V}$ .

# AC TEST CONDITIONS

Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	3 ns
Input and Output Timing and Reference Levels	1.5V
Output Load	See Figures 1 and 2

# AC TEST LOADS




Figure 1

Figure 2

# READ CYCLE SWITCHING CHARACTERISTICS<sup>(1)</sup> (Over Operating Range)

		-10	) ns	-12	ns	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
trc	Read Cycle Time	10	_	12	_	ns
taa	Address Access Time		10	_	12	ns
<b>t</b> OHA	Output Hold Time	3	—	3	—	ns
<b>t</b> ACE	CE Access Time		10	_	12	ns
<b>t</b> DOE	OE Access Time		4	_	5	ns
tlzoe <sup>(2)</sup>	OE to Low-Z Output	0	—	0	—	ns
thzoe <sup>(2)</sup>	OE to High-Z Output	0	4	0	5	ns
tLZCE <sup>(2)</sup>	CE to Low-Z Output	3	—	3	_	ns
tHZCE <sup>(2)</sup>	CE to High-Z Output	0	4	0	5	ns

Notes:


1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.

 Tested with the load in Figure 2. Transition is measured ±200 mV from steady-state voltage. Not 100% tested.




## **AC WAVEFORMS**

## **READ CYCLE NO.** $1^{(1,2)}$ (Address Controlled) ( $\overline{CE} = \overline{OE} = V_{IL}$ )



## READ CYCLE NO. 2<sup>(1,3)</sup> (CE and OE Controlled)



#### Notes:

- 1.  $\overline{\text{WE}}$  is HIGH for a Read Cycle.
- 2. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ . 3. Address is valid prior to or coincident with  $\overline{CE}$  LOW transitions.

### WRITE CYCLE SWITCHING CHARACTERISTICS<sup>(1,2)</sup> (Over Operating Range)


		-1(	) ns	-12	2 ns		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit	
twc	Write Cycle Time	10	_	12	_	ns	
<b>t</b> SCE	CE to Write End	8	_	9	_	ns	
taw	Address Setup Time to Write End	8	_	9	_	ns	
tha	Address Hold from Write End	0	_	0	_	ns	
<b>t</b> sA	Address Setup Time	0	_	0	_	ns	
tPWE1	$\overline{\text{WE}}$ Pulse Width ( $\overline{\text{OE}}$ = HIGH)	7	_	8	_	ns	
tPWE2	$\overline{\text{WE}}$ Pulse Width ( $\overline{\text{OE}}$ = LOW)	8	_	10	_	ns	
tsp	Data Setup to Write End	5	_	6	_	ns	
<b>t</b> HD	Data Hold from Write End	0	_	0	_	ns	
tHZWE <sup>(3)</sup>	WE LOW to High-Z Output	_	4	_	5	ns	
tLZWE <sup>(3)</sup>	WE HIGH to Low-Z Output	0	—	0	—	ns	

#### Notes:

1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.

2. The internal write time is defined by the overlap of CE LOW and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.

3. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.




# AC WAVEFORMS WRITE CYCLE NO. $1^{(1,2)}$ (CE Controlled, $\overline{OE}$ = HIGH or LOW)

#### Note:

The internal Write time is defined by the overlap of CE = LOW and WE = LOW. All signals must be in valid states to initiate a Write, but any can be deasserted to terminate the Write. The Data Input Setup and Hold timing is referenced to the rising or falling edge of the signal that terminates the Write.

# **IS61LV2568**

## **AC WAVEFORMS**




WRITE CYCLE NO.  $2^{(1)}$  (WE Controlled,  $\overline{OE}$  = HIGH during Write Cycle)

#### Note:

1. The internal Write time is defined by the overlap of  $\overline{CE}$  = LOW and  $\overline{WE}$  = LOW. All signals must be in valid states to initiate a Write, but any can be deasserted to terminate the Write. The Data Input Setup and Hold timing is referenced to the rising or falling edge of the signal that terminates the Write.

WRITE CYCLE NO. 3 (WE Controlled: OE is LOW During Write Cycle)



Note:

8

1. The internal Write time is defined by the overlap of  $\overline{CE}$  = LOW and  $\overline{WE}$  = LOW. All signals must be in valid states to initiate a Write, but any can be deasserted to terminate the Write. The Data Input Setup and Hold timing is referenced to the rising or falling edge of the signal that terminates the Write.

# **ORDERING INFORMATION**

# Commercial Range: 0°C to +70°C

Speed (ns)	Order Part No.	Package
10	IS61LV2568-10K IS61LV2568-10T	400-mil Plastic SOJ TSOP (Type II)
12	IS61LV2568-12K IS61LV2568-12T	400-mil Plastic SOJ TSOP (Type II)

# ORDERING INFORMATION

# Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
10	IS61LV2568-10KI IS61LV2568-10TI	400-mil Plastic SOJ TSOP (Type II)
12	IS61LV2568-12KI	400-mil Plastic SOJ