

# **TMC22x5yA** Multistandard Digital Video Decoder Three-Line Adaptive Comb Decoder Family, 8 & 10 bit

### Features

- Very high performance, low cost
- Adaptive comb-based decoding
- Multiple pin-compatible versions - 3-line, 2-line, and band-split
- 8- and 10-bit processing
- Internal digital linestores
- Supports NTSC/PAL field and NTSC frame based decoding
- Multiple input formats - CCIR-601/624 (D1), D2, CVBS, YC
- Multiple output formats - CCIR-601/624 (D1), RGB, YC<sub>B</sub>C<sub>R</sub>
- 10-18 Mpps data rate
- Parallel and serial control interface
- Single +5V power supply

## Applications

- Studio television equipment
- · Personal computer video input
- MPEG and JPEG compression inputs

### Description


The TMC22x5yA family of Digital Video Decoders offers unprecedented, broadcast-quality video processing performance in a single chip. It accepts line-locked or subcarrierlocked composite, YC, or D1 digital video and produces digital components in a variety of formats.

An internal three-line adaptive comb decoder structure produces optimal picture quality with a wide range of source material. NTSC/PAL field and NTSC frame based decoding is supported with external memory. Full comb programmability allows the user to tailor the decoder's response to a particular systems goals.

A family of products offers 3-line, 2-line, and simple decoders in 8-bit and 10-bit versions—all in a pin and softwarecompatible format. Serial and parallel control ports are provided. These submicron CMOS devices are packaged in a 100-lead Metric Quad Flat Pack (MQFP).

### **Related Products**

- TMC22071 Genlocking Video Digitizer
- TMC22x9x 8 bit Digital Video Encoders
- TMC2081 Digital Video Mixer
- TMC3003 Triple 10-bit D/A Converter
- TMC1185 10 bit A/D converter
- TMC2192 10 bit video encoder
- TMC2072 Enhanced Genlocking Video Digitizer



# **Block Diagram**

## **Table of Contents**

Features	1
Applications	1
Description	
Block Diagram	1
Contents	
List of Tables and Figures	3
General Description	
Input Processor	
Adaptive Comb Filter	
Output Processor	
Parallel and Serial Microprocessor Interfaces	
Pin Assignments	
Pin Descriptions	
Control Register Map	
Control Register Definitions	
Decoder Introduction	
YC Separation	
Comb Filter Architecture for YC Separation	
YC Line-Based Comb Filters	
D1 Line-Based Comb Filters	
NTSC Frame and Field Based Decoders	
Composite Frame-Based Comb Filters Composite Field-Based Comb Filters	
PAL Field Comb Decoders	42 42
Composite PAL Field Comb Filters	
The TMC22x5yA Comb Filter Architecture	
TMC22x5yA Functional Description	
Input Processor	
Bandsplit Filter (BSF)	
Comb Filter Input	
Adaptive Comb Filter	
Comb Fails	
Comb Fail Detection	
Generation of the Comb Fail Signals	
Luma Error Signals	
Hue and Saturation Error Signals	
Picture Correlation	50
Adapting the Comb Filter	
XLUT	
Digital Burst Locked Loop	53
Color Kill Counter	
PAL Color Frame Bit	
Hue Control	
System Monitoring of the Burst Loop Error	55

Clamp Circuit	55
Pedestal Removal	55
Clamp Generator	55
Luma Notch Filter	
Matrix	56
Programmable U Scalar	56
Programmable V Scalar	56
Programmable Y Scalar	56
Programmable MS Scalar	
Fixed (B-Y) and (R-Y) Scalars	56
Y Offset	
Matrix Limiters	
Examples of Output Matrix Operation	
Simple Luma Color Correction	
CBCR MSB Inversion	
Output Rounding	
Output Formats	
Decimating CBCR Data	
Multiplexed YCBCR Output (TRS Words Inserted).	
YC Outputs	
The LDV Clock	
Sync Pulse Generator	
Internal Field and Line Numbering Scheme	
Timing Parameters	
Subcarrier Programming	
Horizontal Timing	
Horizontal and Vertical Timing Parameters	
Vertical Blanking	
VINDO Operation	
Video Measurement	
Pixel Grab	
Composite Line Grab	
Parallel Microprocessor Interface	
Serial Control Port (R-Bus)	68
Equivalent Circuits and Threshold Levels	
Absolute Maximum Ratings	
Operating Conditions	73
Electrical Characteristics	
Switching Characteristics	
System Performance Characteristics	
Programming Examples	
Programming Worksheet	
Related Products	
Ordering Information	84

# **List of Tables and Figures**

Table 1.	TMC22x5yA Decoder Family 4
Table 2.	Normalized Subcarrier Frequency
	as a Function of Pixel Data Rates 45
Table 3.	Comb Filter Architecture 48
Table 4.	Simple Example of an Adaptive
	Comb Filter Architecture 48
Table 5.	Adaption Modes 51
Table 6.	XLUT Input Selection 52
Table 7.	XLUT Output Function 52
Table 8.	XLUT Special Function Definitions 52
Table 9.	PAL-B,G,H,I Bruch
	Blanking Sequence 53
Table 10.	PAL-M Bruch Blanking Sequence 54
Table 11.	Blanking Level Selection 55
Table 12.	Adaptive Notch Threshold Control 55
Table 13.	Matrix Limiters 57
Table 14.	Output Format 58
Table 15.	NTSC Field and Line Numbering 59
Table 16.	PAL B,G,H,I Field and
	Line Numbering
Table 17.	PAL M Field and Line Numbering 59
Table 18.	Vertical Blanking Period 60
Table 19.	Vertical Burst Blanking Period60
Table 20.	Table of Line Idents, LID[4:0] 60
Table 21.	Timing Offsets 61
Table 22.	PAL VINDO operation 63
Table 23.	Pixel Grab Control 66
Table 24.	Parallel Port Control 67
Table 25.	Serial Port Addresses 69
Figure 1.	Logic Symbol4
Figure 2.	Pixel Data Format 4
Figure 3.	Fundamental Decoder
	Block Diagram 40
Figure 4.	Comparison of the Frequency
	Spectrum of NTSC and PAL
	Composite Video Signals 40
Figure 5.	Examples of Notch and Bandpass
	Filters 41
Figure 6.	
Figure 7.	Chrominance Vector Rotation in
	PAL and NTSC 42
Figure 8.	Chrominance Vector Rotation Over
	4 Fields in NTSC 42
Figure 9.	Chrominance Vector Rotation Over
	4 Fields in PAL 42
Figure 10.	TMC22x5yA Line Based Comb
	Filter Architecture 43

Figure 11.	Input Processor 44
	Complementary Bandsplit Filter 44
Figure 13.	Bandsplit Filter, Full Frequency
	Response 45
Figure 14.	Bandsplit Filter, Passband
	Response 45
	Block Diagram of Comb Filter Input 46
Figure 16.	Signal Flow Around the Adaptive
	Comb Filter 47
Figure 17.	Example of a Comb Fail Using a NTSC
	Two Line Comb Filter 49
Figure 18.	Generation of Upper and Lower Comb
	Fail Signals
	Comb Filter Selection
	XLUT Input Selection
Figure 21.	Block Diagram of Digital Burst
<b>-</b>	Locked Loop
	Gaussian Low Pass Filters
	Gaussian LPF Passband Detail
	Output Processor Block Diagram 55
	Adaptive Notch Filters
	Luminance Notch Filter
Figure 27.	Horizontal Timing
Figure 28.	External HSYNC and VSYNC Timing
Eiguro 20	for Field 1(3, 5, or 7) 62 NTSC Vertical Interval
	PAL-B,G,H,I,N Vertical Interval
	PAL-B, G, H, I, N Vertical Interval
	Pixel Grab Locations
	Relationship Between Pixel Count
Figure 55.	and Pixel Grab Value
Figure 34	Microprocessor Parallel Port –
rigule 54.	Write Timing
Figure 35	Microprocessor Parallel Port –
rigure 55.	Read Timing
Figure 36	Serial Port Read/Write Timing
•	Serial Interface –
i iguio ori	Typical Byte Transfer
Figure 38.	Equivalent Digital Input Circuit
	Equivalent Digital Output
	Threshold Levels for Three-state
	Input Timing Parameters
	Functional Block Diagram of the
	TMC22x5yA G/Y, B/U, and R/V Output
	· · · · · · · · · · · · · · · · · · ·

Stage......73 Figure 43. Output Timing Parameters ......74

# **General Description**

The TMC22x5yA digital decoder can be used as a universal input to digital video processing systems by decoding digital composite video and transcoding digital component inputs into a common data format.

The digital comb filter decoder implements one of sixteen comb filter architectures to produce luminance and color difference component signals which are virtually free of the cross-color and cross-luminance artifacts associated with simple bandsplit filter decoders.

	TM	C221	5yA	TMC2205yA		
Function	3	2	1	3	2	1
10-bit Data	~	~	~			
8-bit Data	~	~	~	~	~	~
D1 Interface	~	~	~	~	~	~
Line-Locked Mode	~	~	~	~	~	~
fSC-Locked Mode	~	~	~	~	~	~
Genlock Mode	~	~	~	~	~	~
NTSC Frame Comb	~			~		
NTSC/PAL Field Comb	~			~		
3-Line Comb	~			~		
2-Line Comb	~	~		~	~	
Line Grab	~	~		~	~	
Pixel Grab	~	~	~	~	~	~

Table 1. TMC22x5yA Decoder Family

Because the cost/performance tradeoff varies among applications, the TMC22x5yA decoder has been developed as a family of six parts. They are all assembled in the same package, and fit the same footprint. The register maps are identical.




Figure 1. Logic Symbol

The devices come in 8- and 10-bit resolution versions (see Figure 2 for data alignment between 8- and 10-bit versions). Within each resolution version there are three models, offering three-line adaptive comb filtering, two-line adaptive

4

comb filtering, and simple decoding. The TMC22153A 10-bit three-line comb filter can be programmed to emulate any of the other parts. All prototyping can be performed with this version to evaluate performance tradeoffs, and lower-cost versions are easily substituted in production.

#### Input Processor

The digitized video and clocks provided to the decoder can be either locked to the line frequency or the subcarrier frequency of the digitized waveform, providing broadcast quality decoding from the NTSC square pixel rate of 12.27 MHz to the PAL four times subcarrier pixel rate of 17.73 MHz.

MSB					LSB	
VA9 VB9 G/Y9 B/CB9 R/CR9	VA8 VB8 G/Y8 B/CB8 R/CR8	•••	VA2 VB2 G/Y2 B/CB2 R/CR2	VA1 VB1 G/Y1 B/CB1 R/CR1	VA0 VB0 G/Y0 B/CB0 R/CR0	10 bit
VA9 VB9 G/Y9 B/CB9 R/CR9	VA8 VB8 G/Y8 B/CB8 R/CR8	•••	VA2 VB2 G/Y2 B/CB2 R/CR2	N/C N/C N/C N/C N/C	N/C N/C N/C N/C N/C	8 bit

Figure 2. Pixel Data Format

Inputs containing embedded GRS (CADEKA Video Input Processors), TRS words (D1 multiplexed component signals), and TRS-ID words (deserialized D2 signals) can be used to lock the internal horizontal and vertical state machines to the embedded information. If this information is not provided, external horizontal and vertical syncs are required for all line-locked input formats, and are optional for NTSC inputs locked to four times the subcarrier (4\*Fsc). A simple sync separator is provided for digitized inputs locked to the subcarrier frequency: the internal sync separator locks to the mid point of syncs during the vertical field group, then flywheels during the active portion of the field. For this reason, the DHSYNC and DVSYNC operations are not guaranteed in subcarrier mode.

#### **Adaptive Comb Filter**

The line based adaptive comb filter in the TMC22x5yA adds or subtracts the high frequency data from three adjacent field lines to produce the average of the high frequency luminance by canceling the chrominance signals, which in flat fields of color are 180 degrees apart. Unfortunately flat fields of color are rare and, when vertical transitions in the picture occur, the output of the comb filter contains a mixture of both high frequency luminance and chrominance, at which time the comb fails. To avoid the comb filter artifacts that occur when this happens, three sets of error signals are sent to a user-programmable lookup table, allowing the output of the comb filter to be mixed with the output of an internal bandsplit decoder.

To produce these comb fail error signals, the video on each of the inputs to the comb filter is passed through a simple bandsplit decoder. The low-frequency portion of the signal is assumed to be luminance and the high frequency portion is processed as chrominance to find the magnitude and phase of the chrominance vector. These three components are then compared across the (OH & 1H) and (1H & 2H) taps of the comb filter to produce the difference in luminance, chrominance magnitude, and chrominance phase. These differences are then translated in the user-programmable lookup table to produce the "K" signal which controls the complementary mix between the output of the comb filter and the simple bandsplit decoder. That is, the "K" signals controls how much of the combed high frequency luminance signal is subtracted from the simple bandsplit chrominance for chroma combs, or added to the low frequency output of the bandsplit for luma comb filters.

#### **Output Processor**

The demodulated chrominance signal and the luminance signal are passed through a programmable output matrix, producing RGB, YUV, or YC<sub>B</sub>C<sub>R</sub>. When the clock is at 27MHz, a D1 signal can be produced on the R/V output with the embedded TRS words fixed to the external  $\overline{\text{HSYNC}}$  and  $\overline{\text{VSYNC}}$  timing.

#### **Parallel and Serial Microprocessor Interfaces**


The parallel microprocessor interface employs 12 pins, the serial port uses 5. A single pin,  $\overline{\text{SER}}$ , selects between the two interface modes.

In parallel interface mode, one address line is decoded for access to the internal control register and its pointer. Controls are reached by loading a desired address through the 8-bit D7-0 port, followed by the desired data (read or write) for that address. The control register address pointer auto-increments to address 3Fh and then remains there.

A 2-line serial interface may also be used for initialization and control. The same set of registers accessed by the parallel port is available to the serial port. The device address in the serial interface is selected via pins SA<sub>2-0</sub>.

The **RESET** pin sets all internal state machines to their initialized conditions and places the decoder in a power-down mode. All register data are maintained while in power-down mode.

#### **Pin Assignments**



Pin	Name	Pin	Name	Pin	Name	Pin	Name
1	G/Y <sub>1</sub>	26	R/Cr1	51	RESET	76	GND
2	G/Y <sub>0</sub>	27	R/Cr <sub>0</sub>	52	SET	77	VIDEOA <sub>0</sub>
3	LDV	28	GND	53	SER	78	VIDEOA <sub>1</sub>
4	GND	29	V <sub>DD</sub>	54	SA <sub>0</sub>	79	VIDEOA <sub>2</sub>
5	VDD	30	DREF	55	SA1	80	VIDEOA <sub>3</sub>
6	B/Cb9	31	FID <sub>0</sub>	56	SA <sub>2</sub>	81	VIDEOA4
7	B/Cb <sub>8</sub>	32	FID <sub>1</sub>	57	GND	82	VIDEOA5
8	B/Cb7	33	FID <sub>2</sub>	58	SDA	83	VIDEOA <sub>6</sub>
9	B/Cb <sub>6</sub>	34	DHSYNC	59	SCL	84	VIDEOA7
10	B/Cb <sub>5</sub>	35	DVSYNC	60	CS	85	VIDEOA8
11	B/Cb4	36	D <sub>0</sub>	61	R/W	86	VIDEOA9
12	B/Cb3	37	D1	62	A <sub>0</sub>	87	MASTER <sub>0</sub>
13	B/Cb <sub>2</sub>	38	D <sub>2</sub>	63	A <sub>1</sub>	88	MASTER1
14	B/Cb1	39	GND	64	GND	89	CLOCK
15	B/Cb <sub>0</sub>	40	VDD	65	VDD	90	GND
16	GND	41	D <sub>3</sub>	66	VIDEOB0	91	V <sub>DD</sub>
17	V <sub>DD</sub>	42	D4	67	VIDEOB1	92	GND
18	R/Cr9	43	D <sub>5</sub>	68	VIDEOB <sub>2</sub>	93	G/Y9
19	R/Cr <sub>8</sub>	44	D <sub>6</sub>	69	VIDEOB3	94	G/Y <sub>8</sub>
20	R/Cr7	45	D7	70	VIDEOB4	95	G/Y7
21	R/Cr6	46	GND	71	VIDEOB5	96	G/Y <sub>6</sub>
22	R/Cr5	47	VDD	72	VIDEOB6	97	G/Y <sub>5</sub>
23	R/Cr4	48	HSYNC	73	VIDEOB7	98	G/Y <sub>4</sub>
24	R/Cr <sub>3</sub>	49	VSYNC	74	VIDEOB8	99	G/Y <sub>3</sub>
25	R/Cr <sub>2</sub>	50	BUFFER	75	VIDEOB9	100	G/Y <sub>2</sub>

# **Pin Descriptions**

Pin Name	Pin Number	Value	Pin Function Description
Inputs			
VIDEOA <sub>9-0</sub>	86, 85, 84, 83, 82, 81, 80, 79, 78, 77	TTL	<b>Video input A.</b> An 8 or 10 bit data input to the input multiplexer. For 8-bit versions (TMC2205yA) the data are left-justified (VIDEOA9-2).
VIDEOB9-0	75, 74, 73, 72, 71, 70, 69, 68, 67, 66	TTL	<b>Video input B.</b> An 8 or 10 bit data input to the input multiplexer. For 8-bit versions (TMC2205yA) the data are left-justified (VIDEOB <sub>9-2</sub> ).
VSYNC	49	TTL	<b>Vertical sync input.</b> A vertical sync signal (active low) occurring at the start of the first vertical sync pulse in a vertical field group. A falling edge of $\overline{\text{VSYNC}}$ which is coincident with a falling edge of $\overline{\text{HSYNC}}$ indicates field 1. This signal is active only when SPGIP <sub>1-0</sub> = 00.
HSYNC	48	TTL	<b>Horizontal sync input.</b> A horizontal sync signal (active low) occurring at the falling edge of the video sync. This signal is active only when $SPGIP_{1-0} = 00$ .
MASTER1-0	88, 87	TTL	Master decoder control.
			<ul> <li>Adaptive comb decoder</li> <li>Simple bandsplit decoder</li> <li>Reserved</li> <li>Flat notched luma and simple bandsplit chroma</li> </ul>
BUFFER	50	TTL	<b>Control register select.</b> This signal switches between two sets of registers which control the gain or hue values in the output matrix. When BUFFER = 0, registers 17-1F are active. When BUFFER = 1, registers 27-2F take control.
CLOCK	89	TTL	<b>Master processing clock.</b> The clock signal can either be at twice the pixel data rate in the line locked modes, or at four times the subcarrier frequency in the subcarrier mode. The interpretation of the CLOCK signal is set by the CKSEL register bit.
SET	52	TTL	<b>Programmable function pin.</b> The function specified by the SET register is active when SET is low. The decoder returns to its previous operation when SET goes high.
Outputs		1	
G/Y <sub>9-0</sub>	93, 94, 95, 96, 97, 98, 99, 100, 1, 2	TTL	<b>Green or Luminance digital output.</b> For 8-bit versions (TMC2205yA) the data are left-justified (G/Y9-2).
B/C <sub>B9-0</sub>	6, 7, 8, 9, 10, 11, 12, 13, 14, 15	TTL	Blue or $C_B$ digital output. For 8-bit versions (TMC2205y) the data are left-justified (B/C <sub>B</sub> 9-2).
R/CR9-0	18, 19, 20, 21, 22, 23, 24, 25, 26, 27	TTL	<b>Red or <math>C_R</math> digital output.</b> For 8-bit versions (TMC2205yA) the data are left-justified (R/C <sub>R</sub> 9-2).
DVSYNC	35	TTL	<b>Vertical sync output.</b> The DVSYNC signal occurs once per field and lasts for 1 video line.
DHSYNC	34	TTL	Horizontal sync output. The DHSYNC signal occurs once per line and lasts for 64 clock periods.
LDV	3	TTL	<b>Data synchronization output.</b> LDV can be an internally or externally generated clock signal. The internal LDV signal is produced when the CLOCK input is at twice the pixel data rate (PXCK); and is a pixel data rate clock phase locked to the falling edge of the HSYNC. The external LDV can be selected under software control, and must be at the CLOCK, or a sub multiple of the CLOCK, frequency.

# Pin Descriptions (cont.)

Pin Name	Pin Number	Value	Pin Function Description		
DREF	30	TTL	<b>Decoder reference signal.</b> This is a dual function pin, controlled by register 24, that can function as an active video output indicator or output as a clamp pulse. When set to the active video output function, the DREF pin is HIGH during the video portion of each line and LOW during the horizontal and vertical blanking levels. When set to output a clamp pulse, the clamp pulse is controlled by register 24 and 25 allowing a user to program when a 0.5 $\mu$ Sec pulse is output relative to HSYNC.		
FID2-0	33, 32, 31	TTL	Field identification output. A 3 bit field ident from the DRS signal.		
μP Interface	1				
D7-0	45, 44, 43, 42, 41, 38, 37, 36	TTL	<b>Parallel control port data I/O.</b> All control parameters are loaded into and read back over this 8 bit data port.		
A1-0	63, 62	TTL	<b>Parallel control port address inputs.</b> These pins govern whether the microprocessor interface selects a table/register address or reads/ writes table/register contents.		
CS	60	TTL	<b>Parallel control port chip select.</b> When $\overline{CS}$ is high the microprocessor interface port, D <sub>7-0</sub> , is set to HIGH impedance and ignored. When $\overline{CS}$ is LOW, the microprocessor can read or write parameters over D <sub>7-0</sub> .		
R/W	61	TTL	<b>Parallel control port read/write control.</b> When $\overline{R/W}$ and $\overline{CS}$ are LOW, the microprocessor can write to the control registers or XLUT over D <sub>7-0</sub> . When $\overline{R/W}$ is HIGH and $\overline{CS}$ is LOW, it can read the contents of any selected XLUT address or control register over D <sub>7-0</sub> .		
RESET	51	TTL	<b>Chip master reset.</b> Bringing RESET LOW sets the software reset control bit, SRESET, LOW and disables the digital outputs. If HRESET is LOW the decoder outputs remain disabled after RESET goes HIGH until the SRESET bit is set high by the host. If HRESET is HIGH when RESET goes HIGH the decoder the internal state machines are enabled.		
SER	53	TTL	<b>Serial/parallel interface select.</b> This pin will select between a parallel (HIGH) or serial (LOW) interface port.		
SDA	58	R-Bus	Serial data interface. Bi-directional serial interface to the control port.		
SCL	59	R-Bus	Serial interface clock.		
SA2-0	56, 55, 54	TTL	<b>Serial Address.</b> Three bits providing the lsbs of the serial chip ID used to identify the decoder.		
Power Supply					
VDD	5, 17, 29, 40, 47, 65, 91	+5 V	<b>Power Supply.</b> Positive power supply for digital circuits, +5V.		
GND	4, 16, 28, 39, 46, 57, 64, 76, 90, 92	0.0 V	Ground. Ground for digital circuits, 0V.		

## **Control Register Map**

The TMC22x5yA is initialized and controlled by a set of registers which determine the operating modes.

An external controller is employed to write and read the Control Registers through either the 8-bit parallel or 2-line serial interface port. The parallel port, D7-0, is governed by pins  $\overline{CS}$ ,  $\overline{R/W}$ , and A<sub>1-0</sub>. The serial port is controlled by SDA and SCL.

		Name	Function						
	Global Control								
00	7	SRST	Software reset						
00	6	HRST	Hardware reset						
00	5-3	SET	SET pin function						
00	2	DHVEN	Output H&V sync enable						
00	1-0	STD	Selects video standard						
		Input Proce	essor Control						
01	7		reserved, set to zero						
01	6	IPMUX	Input mux control						
01	5	IP8B	8 bit input format						
01	4	TDEN	TRS detect enable						
01	3	TBLK	TRS blank enable						
01	2	IPCMSB	Chroma input msb invert						
01	1	ABMUX	AB mux control						
01	0	CKSEL	Input clock rate select						
		Burst Lo	op Control						
02	7	BLLRST	BLL auto. reset enable						
02	6	VIPEN	Video Input Processor enable						
02	5-4	LOCK	Global lock mode						
02	3	BLM	BLL lock mode						
02	2	KILD	Color kill disable						
02	1	DMODBY	Demod bypass						
02	0	CINT	CBCR interpolation enable						
		Chroma Proc	cessor Control						
03	7-5	BLFS	Burst loop filter select						
03	4	CCEN	Chroma coring enable						
03	3-2	CCOR	Chroma coring threshold						
03	1	GAUBY	Gaussian filter bypass						
03	0	GAUSEL	Gaussian filter select						
	Burst Threshold								
04	7-0	BTH	Burst threshold						
		Ped	lestal						
05	7-0	PED	Pedestal level						

Dee	Bit	Name	Function						
Reg	ы								
Luma Processor Control									
06	7-6		reserved, set to zero						
06	5	ANEN	Adaptive notch enable						
06	4	ANR	Adaptive notch rounding						
06	3-2	ANT	Adaptive notch threshold						
06	1	ANSEL	Adaptive notch select						
06	0	NOTCH	Notch enable						
		Comb Proc	essor Control						
07	7	LS1BY	Line store 1 bypass						
07	6	LS1IN	Line store 1 input						
07	5	LS2DLY	Line store 2 delay						
07	4	SPLIT	Line store 2 data width						
07	3	BSFBY	Bandsplit filter bypass						
07	2	BSFSEL	Bandsplit filter select						
07	1	BSFMSB	Inverts msb of bandsplit filter						
07	0	GRSDLY	Delays input to GRS decode by 1H						
		Mid-Sy	nc Level						
08	7-0	MIDS	Mid-sync level						
		Extend	ded DRS						
09	7-4	PCKF	Clock rate						
09	3-0	VSTD	Video standard						
		Output	t Control						
0A	7	OP8B	Output rounded to 8 bits						
0A	6-5	OPLMT	Output limit select						
0A	4-3	MSEN	Mixed sync enable						
0A	2	OPCMSB	Chroma output msb invert						
0A	1	YBAL	Luma color correction						
0A	0	BUREN	Output burst enable						
0B	7	FMT422	Enables CBCR output mux						
0B	6	CDEC	C <sub>B</sub> C <sub>R</sub> decimation enable						
0B	5	YUVT	Enables D1 output						
0B	4-2		reserved, set to zero						
0B	1	DRSEN	DRS output enable						
0B	0	DRSCK	DRS data rate						
50	v		ter Control						
0C	7-6	ADAPT	Adaption mode						
0C	5	YCES	YC input error signal control						
0C	4	YCSEL	luma/chroma comb filter select						
0C	3-0	COMB	Comb filter architecture						

OD7-6CESTChroma error signal transform0D5CESGChroma error signal gain0D4YESGLuma error signal gain0D3CESTBYChroma error signal bypass0D2XFENXLUT filter enable0D1FASTAdaption speed select0D0YWBYLuma weighting bypass0E7-6XIPXLUT input select0E5-4XSFXLUT special function0E3-2YMUXY output select0E1-0CMUXC output select0F7reserved, set to zero0F6-5CATAdaption Threshold0F4DCESD1 CBCR error signal0F3-2IPCFComb filter input select0F1YCCOMPYC or Composite input select0F0SYNCSync to sync 8 lsbs117-0STBSync to burst127-0BTVBurst to video137-0AV7-0Active video line 8 lsbs143reserved, set to zero156-2VINDONumber of lines in vertic window151VDIVAction outside VINDO150VDOVAction outside VINDO150VDOVAction outside VINDO165-4NFDLYnew field detect delay163-2SPGIPSPG input select165-4NFDLYnew field	Reg	Bit	Name	Function
Image: second	-			
OD4YESGLuma error signal gainOD3CESTBYChroma error signal bypassOD2XFENXLUT filter enableOD1FASTAdaption speed selectOD0YWBYLuma weighting bypassOE7-6XIPXLUT special functionOE5-4XSFXLUT special functionOE3-2YMUXY output selectOE1-0CMUXC output selectOE1-0CMUXC output selectOF7reserved, set to zeroOF6-5CATAdaption ThresholdOF3-2IPCFComb filter input selectOF1YCCOMPYC or Composite input selectOF0SYNCSync processor selectTYSTS-0Sync to sync 8 lsbs117-0STBSync to burst127-0BTVBurst to video137-0AV7-0Active video line 8 lsbs147-6reserved, set to zero145-4AV9-8Active video line 2 msbs157reserved, set to zero142-0STS10-8Sync to sync 3 msbs157reserved, set to zero165-4NFDLYnew field detect delay151VDIVAction outside VINDO165-4NFDLYnew field detect delay151VDIVAction outside VINDO165-4				transform
OD3CESTBYChroma error signal bypass0D2XFENXLUT filter enable0D1FASTAdaption speed select0D0YWBYLuma weighting bypass0E7-6XIPXLUT input select0E5-4XSFXLUT special function0E3-2YMUXY output select0E1-0CMUXC output select0E1-0CMUXC output select0F7reserved, set to zero0F6-5CATAdaption Threshold0F3-2IPCFComb filter input select0F1YCCOMPYC or Composite input select0F0SYNCSync processor selectSync Pulse Generator107-0STS7-0Sync to sync 8 lsbs117-0STBSync to burst127-0BTVBurst to video137-0AV7-0Active video line 8 lsbs143reserved, set to zero145-4AV9-8Active video line 2 msbs157reserved, set to zero142-0STS10-8Sync to sync 3 msbs157reserved, set to zero165-4NFDLYnew field detect delay150VDOVAction outside VINDO165-4NFDLYnew field detect delay150VDOVAction outside VINDO165-4NFDLYnew		5		
Image: Second synapsis in the synapsin the synapsis in the synapsis in the synapsis int	0D	4	YESG	Luma error signal gain
OD1FASTAdaption speed select0D0YWBYLuma weighting bypass0E7-6XIPXLUT input select0E5-4XSFXLUT special function0E3-2YMUXY output select0E1-0CMUXC output select0F7reserved, set to zero0F6-5CATAdaption Threshold0F4DCESD1 CBCR error signal0F3-2IPCFComb filter input select0F0SYNCSync processor select0F0SYNCSync processor select0F0STS7-0Sync to sync 8 lsbs117-0STBSync to burst127-0BTVBurst to video137-0AV7-0Active video line 8 lsbs147-6reserved, set to zero145-4AV9-8Active video line 2 msbs142-0STS10-8Sync to sync 3 msbs157reserved, set to zero165-4NFDLYNumber of lines in vertic window151VDIVAction outside VINDO165-4NFDLYnew field detect delay163-2SPGIPSPG input select163-2SPGIPSPG input select163-2SPGIPSPG input select163-2SPGIPSPG input select163-2SPGIPSPG input select163-2 <td>0D</td> <td>3</td> <td>CESTBY</td> <td>-</td>	0D	3	CESTBY	-
OD0YWBYLuma weighting bypass0E7-6XIPXLUT input select0E5-4XSFXLUT special function0E3-2YMUXY output select0E1-0CMUXC output select0F7reserved, set to zero0F6-5CATAdaption Threshold0F4DCESD1 CBCR error signal0F3-2IPCFComb filter input select0F0SYNCSync processor select0F0SYNCSync processor select0F0STS7-0Sync to sync 8 lsbs117-0STBSync to burst127-0BTVBurst to video137.0AV7-0Active video line 8 lsbs147-6reserved, set to zero145-4AV9-8Active video line 2 msbs142-0STS10-8Sync to sync 3 msbs157reserved, set to zero165-4NFDLYNumber of lines in vertic window151VDIVAction outside VINDO165-4NFDLYnew field detect delay163-2SPGIPSPG input select163-2SPGIPSPG input select163-2SPGIPSPG input select163-2SPGIPSPG input select163-2SPGIPSPG input select163-2SPGIPSPG input select163-2	0D	2	XFEN	XLUT filter enable
OE         7-6         XIP         XLUT input select           0E         5-4         XSF         XLUT special function           0E         3-2         YMUX         Y output select           0E         1-0         CMUX         C output select           0F         7         reserved, set to zero           0F         6-5         CAT         Adaption Threshold           0F         4         DCES         D1 CBCR error signal           0F         3-2         IPCF         Comb filter input select           0F         3-2         IPCF         Comb filter input select           0F         1         YCCOMP         YC or Composite input select           0F         0         SYNC         Sync processor select           Sync Pulse Generator           10         7-0         STS7-0         Sync to burst           11         7-0         BTV         Burst to video           13         7-0         AV7-0         Active video line 8 lsbs           14         7-6         reserved, set to zero           14         5-4         AV9-8         Active video line 2 msbs           14         5         YOV         Active video line 2 msbs	0D	1	FAST	Adaption speed select
OE5-4XSFXLUT special function0E3-2YMUXY output select0E1-0CMUXC output select0F7reserved, set to zero0F6-5CATAdaption Threshold0F4DCESD1 CBCR error signal0F3-2IPCFComb filter input select0F1YCCOMPYC or Composite input select0F0SYNCSync processor select0F0STS7-0Sync to sync 8 lsbs117-0STBSync to burst127-0BTVBurst to video137-0AV7-0Active video line 8 lsbs145-4AV9-8Active video line 2 msbs143reserved, set to zero142-0STS10-8Sync to sync 3 msbs157reserved, set to zero142-0STS10-8Sync to sync 3 msbs157reserved, set to zero150VDOVAction inside VINDO167-6reserved, set to zero165-4NFDLYnew field detect delay163-2SPGIPSPG input select161-0MSIPMixed sync separator inp selectBuffered register set 0 Active when BUFFER pin set LOW177-0SG07-0Msync gain, 8 lsbs187-0YG07-0Y gain, 8 lsbs	0D	0	YWBY	Luma weighting bypass
OE         3-2         YMUX         Y output select           0E         1-0         CMUX         C output select           0F         7         reserved, set to zero           0F         6-5         CAT         Adaption Threshold           0F         4         DCES         D1 CBCR error signal           0F         3-2         IPCF         Comb filter input select           0F         1         YCCOMP         YC or Composite input select           0F         0         SYNC         Sync processor select           Sync Pulse Generator           10         7-0         STS7-0         Sync to burst           12         7-0         BTV         Burst to video           13         7-0         AV7-0         Active video line 8 lsbs           14         7-6         reserved, set to zero           14         5-4         AV9-8         Active video line 2 msbs           14         3         reserved, set to zero           14         2-0         STS10-8         Sync to sync 3 msbs           15         7         reserved, set to zero           15         6-2         VINDO         Number of lines in vertic window	0E	7-6	XIP	XLUT input select
OE1-0CMUXC output select0F7reserved, set to zero0F6-5CATAdaption Threshold0F4DCESD1 CBCR error signal0F3-2IPCFComb filter input select0F1YCCOMPYC or Composite input select0F0SYNCSync processor selectSync Pulse Generator107-0STS7-0Sync to sync 8 lsbs117-0STBSync to burst127-0BTVBurst to video137-0AV7-0Active video line 8 lsbs147-6reserved, set to zero145-4AV9-8Active video line 2 msbs143reserved, set to zero157reserved, set to zero156-2VINDONumber of lines in vertic< window151VDIVAction outside VINDO165-4NFDLYnew field detect delay163-2SPGIPSPG input select161-0MSIPMixed sync separator inp select177-0SG07-0Msync gain, 8 lsbs187-0YG07-0Y gain, 8 lsbs	0E	5-4	XSF	XLUT special function
OF7reserved, set to zero0F6-5CATAdaption Threshold0F4DCESD1 CBCR error signal0F3-2IPCFComb filter input select0F1YCCOMPYC or Composite input select0F0SYNCSync processor selectSync Pulse Generator107-0STS7-0Sync to sync 8 lsbs117-0STBSync to burst127-0BTVBurst to video137-0AV7-0Active video line 8 lsbs147-6reserved, set to zero145-4AV9-8Active video line 2 msbs157reserved, set to zero143reserved, set to zero156-2VINDONumber of lines in vertic window151VDIVAction outside VINDO165-4NFDLYnew field detect delay163-2SPGIPSPG input select161-0MSIPMixed sync separator inp select177-0SG07-0Msync gain, 8 lsbs187-0YG07-0Y gain, 8 lsbs	0E	3-2	YMUX	Y output select
OF6-5CATAdaption Threshold0F4DCESD1 CBCR error signal0F3-2IPCFComb filter input select0F1YCCOMPYC or Composite input select0F0SYNCSync processor selectSync Pulse Generator107-0STS7-0Sync to sync 8 lsbs117-0STBSync to burst127-0BTVBurst to video137-0AV7-0Active video line 8 lsbs147-6reserved, set to zero145-4AV9-8Active video line 2 msbs143reserved, set to zero142-0STS10-8Sync to sync 3 msbs157reserved, set to zero156-2VINDONumber of lines in vertic window151VDIVAction inside VINDO165-4NFDLYnew field detect delay163-2SPGIPSPG input select161-0MSIPMixed sync separator inp select177-0SG07-0Msync gain, 8 lsbs187-0YG07-0Y gain, 8 lsbs	0E	1-0	CMUX	C output select
OF4DCESD1 CBCR error signalOF3-2IPCFComb filter input selectOF1YCCOMPYC or Composite input selectOF0SYNCSync processor selectSync Pulse Generator107-0STS7-0Sync to sync 8 lsbs117-0STBSync to burst127-0BTVBurst to video137-0AV7-0Active video line 8 lsbs147-6reserved, set to zero145-4AV9-8Active video line 2 msbs143reserved, set to zero142-0STS10-8Sync to sync 3 msbs157reserved, set to zero156-2VINDONumber of lines in vertic window151VDIVAction outside VINDO165-4NFDLYnew field detect delay163-2SPGIPSPG input select161-0MSIPMixed sync separator inp select177-0SG07-0Msync gain, 8 lsbs187-0YG07-0Y gain, 8 lsbs	0F	7		reserved, set to zero
OF3-2IPCFComb filter input selectOF1YCCOMPYC or Composite input selectOF0SYNCSync processor selectSync Pulse Generator107-0STS7-0Sync to sync 8 lsbs117-0STBSync to burst127-0BTVBurst to video137-0AV7-0Active video line 8 lsbs147-6reserved, set to zero145-4AV9-8Active video line 2 msbs143reserved, set to zero142-0STS10-8Sync to sync 3 msbs157reserved, set to zero156-2VINDONumber of lines in vertic window151VDIVAction inside VINDO167-6reserved, set to zero165-4NFDLYnew field detect delay163-2SPGIPSPG input select161-0MSIPMixed sync separator inp select177-0SG07-0Msync gain, 8 lsbs187-0YG07-0Y gain, 8 lsbs	0F	6-5	CAT	Adaption Threshold
OF1YCCOMPYC or Composite input select0F0SYNCSync processor selectSync Pulse Generator107-0STS7-0Sync to sync 8 lsbs117-0STBSync to burst127-0BTVBurst to video137-0AV7-0Active video line 8 lsbs147-6reserved, set to zero145-4AV9-8Active video line 2 msbs143reserved, set to zero142-0STS10-8Sync to sync 3 msbs157reserved, set to zero156-2VINDONumber of lines in vertic window151VDIVAction inside VINDO165-4NFDLYnew field detect delay163-2SPGIPSPG input select161-0MSIPMixed sync separator inp select177-0SG07-0Msync gain, 8 lsbs187-0YG07-0Y gain, 8 lsbs	0F	4	DCES	D1 CBCR error signal
OF0SYNCselect0F0SYNCSync processor selectSync Pulse Generator107-0STS7-0Sync to sync 8 lsbs117-0STBSync to burst127-0BTVBurst to video137-0AV7-0Active video line 8 lsbs147-6reserved, set to zero145-4AV9-8Active video line 2 msbs143reserved, set to zero142-0STS10-8Sync to sync 3 msbs157reserved, set to zero156-2VINDONumber of lines in vertic window151VDIVAction inside VINDO167-6reserved, set to zero165-4NFDLYnew field detect delay163-2SPGIPSPG input select161-0MSIPMixed sync separator inp selectBuffered register set 0Active when BUFER pin set LOW177-0SG07-0Msync gain, 8 lsbs	0F	3-2	IPCF	Comb filter input select
Sync Pulse Generator107-0STS7-0Sync to sync 8 lsbs117-0STBSync to burst127-0BTVBurst to video137-0AV7-0Active video line 8 lsbs147-6reserved, set to zero145-4AV9-8Active video line 2 msbs143reserved, set to zero142-0STS10-8Sync to sync 3 msbs157reserved, set to zero156-2VINDONumber of lines in vertic window151VDIVAction inside VINDO167-6reserved, set to zero165-4NFDLYnew field detect delay163-2SPGIPSPG input select161-0MSIPMixed sync separator inp selectBuffered register set 0 Active when BUFFER pin set LOW177-0SG07-0Msync gain, 8 lsbs187-0YG07-0Y gain, 8 lsbs	0F	1	YCCOMP	
10         7-0         STS7-0         Sync to sync 8 lsbs           11         7-0         STB         Sync to burst           12         7-0         BTV         Burst to video           13         7-0         AV7-0         Active video line 8 lsbs           14         7-6         reserved, set to zero           14         5-4         AV9-8         Active video line 2 msbs           14         3         reserved, set to zero           14         3         reserved, set to zero           14         2-0         STS10-8         Sync to sync 3 msbs           15         7         reserved, set to zero           15         6-2         VINDO         Number of lines in vertic window           15         1         VDIV         Action inside VINDO           15         0         VDOV         Action outside VINDO           16         7-6         reserved, set to zero           16         5-4         NFDLY         new field detect delay           16         3-2         SPGIP         SPG input select           16         1-0         MSIP         Mixed sync separator inp select           16         1-0         SG07-0         Msync gain,	0F	0	SYNC	Sync processor select
117-0STBSync to burst127-0BTVBurst to video137-0AV7-0Active video line 8 lsbs147-6reserved, set to zero145-4AV9-8Active video line 2 msbs143reserved, set to zero142-0STS10-8Sync to sync 3 msbs157reserved, set to zero156-2VINDONumber of lines in vertic window151VDIVAction inside VINDO167-6reserved, set to zero165-4NFDLYnew field detect delay163-2SPGIPSPG input select161-0MSIPMixed sync separator inp selectBuffered register set 0 Active when BUFFER pin set LOW177-0SG07-0Msync gain, 8 lsbs187-0YG07-0Y gain, 8 lsbs			Sync Puls	e Generator
12         7-0         BTV         Burst to video           13         7-0         AV7-0         Active video line 8 lsbs           14         7-6         reserved, set to zero           14         5-4         AV9-8         Active video line 2 msbs           14         5-4         AV9-8         Active video line 2 msbs           14         3         reserved, set to zero           14         3         reserved, set to zero           14         2-0         STS10-8         Sync to sync 3 msbs           15         7         reserved, set to zero           15         6-2         VINDO         Number of lines in vertic window           15         1         VDIV         Action inside VINDO           15         0         VDOV         Action outside VINDO           16         7-6         reserved, set to zero           16         5-4         NFDLY         new field detect delay           16         3-2         SPGIP         SPG input select           16         1-0         MSIP         Mixed sync separator inp select           Buffered register set 0           Active when BUFFER pin set LOW           17         7-0	10	7-0	STS7-0	Sync to sync 8 lsbs
137-0AV7-0Active video line 8 lsbs147-6reserved, set to zero145-4AV9-8Active video line 2 msbs143reserved, set to zero142-0STS10-8Sync to sync 3 msbs157reserved, set to zero156-2VINDONumber of lines in vertic window151VDIVAction inside VINDO150VDOVAction outside VINDO167-6reserved, set to zero165-4NFDLYnew field detect delay163-2SPGIPSPG input select161-0MSIPMixed sync separator inp selectBuffered register set 0 Active when BUFFER pin set LOW177-0SG07-0Msync gain, 8 lsbs187-0YG07-0Y gain, 8 lsbs	11	7-0	STB	Sync to burst
147-6reserved, set to zero145-4AV9-8Active video line 2 msbs143reserved, set to zero142-0STS10-8Sync to sync 3 msbs157reserved, set to zero156-2VINDONumber of lines in vertic window151VDIVAction inside VINDO150VDOVAction outside VINDO167-6reserved, set to zero165-4NFDLYnew field detect delay163-2SPGIPSPG input select161-0MSIPMixed sync separator inp selectBuffered register set 0 Active when BUFFER pin set LOW177-0SG07-0Msync gain, 8 lsbs187-0YG07-0Y gain, 8 lsbs	12	7-0	BTV	Burst to video
145-4AV9-8Active video line 2 msbs143reserved, set to zero142-0STS10-8Sync to sync 3 msbs157reserved, set to zero156-2VINDONumber of lines in vertic window151VDIVAction inside VINDO150VDOVAction outside VINDO167-6reserved, set to zero165-4NFDLYnew field detect delay163-2SPGIPSPG input select161-0MSIPMixed sync separator inp selectBuffered register set 0Active when BUFFER pin set LOW177-0SG07-0Msync gain, 8 lsbs187-0YG07-0Y gain, 8 lsbs	13	7-0	AV7-0	Active video line 8 Isbs
143reserved, set to zero142-0STS10-8Sync to sync 3 msbs157reserved, set to zero156-2VINDONumber of lines in vertic window151VDIVAction inside VINDO150VDOVAction outside VINDO167-6reserved, set to zero165-4NFDLYnew field detect delay163-2SPGIPSPG input select161-0MSIPMixed sync separator inp selectBuffered register set 0 Active when BUFFER pin set LOW177-0SG07-0Msync gain, 8 lsbs187-0YG07-0Y gain, 8 lsbs	14	7-6		reserved, set to zero
142-0STS10-8Sync to sync 3 msbs157reserved, set to zero156-2VINDONumber of lines in vertic window151VDIVAction inside VINDO150VDOVAction outside VINDO167-6reserved, set to zero165-4NFDLYnew field detect delay163-2SPGIPSPG input select161-0MSIPMixed sync separator inp selectBuffered register set 0 Active when BUFFER pin set LOW177-0SG07-0Msync gain, 8 lsbs187-0YG07-0Y gain, 8 lsbs	14	5-4	AV9-8	Active video line 2 msbs
157reserved, set to zero156-2VINDONumber of lines in vertic window151VDIVAction inside VINDO150VDOVAction outside VINDO167-6reserved, set to zero165-4NFDLYnew field detect delay163-2SPGIPSPG input select161-0MSIPMixed sync separator inp selectBuffered register set 0 Active when BUFFER pin set LOW177-0SG07-0Msync gain, 8 lsbs187-0YG07-0Y gain, 8 lsbs	14	3		reserved, set to zero
157reserved, set to zero156-2VINDONumber of lines in vertic window151VDIVAction inside VINDO150VDOVAction outside VINDO167-6reserved, set to zero165-4NFDLYnew field detect delay163-2SPGIPSPG input select161-0MSIPMixed sync separator inp selectBuffered register set 0Active when BUFFER pin set LOW177-0SG07-0Msync gain, 8 lsbs187-0YG07-0Y gain, 8 lsbs	14	2-0	STS10-8	Sync to sync 3 msbs
Image: Non-Strain of the strain of the str	15	7		reserved, set to zero
150VDOVAction outside VINDO167-6reserved, set to zero165-4NFDLYnew field detect delay163-2SPGIPSPG input select161-0MSIPMixed sync separator inp selectBuffered register set 0 Active when BUFFER pin set LOW177-0SG07-0Msync gain, 8 lsbs187-0YG07-0Y gain, 8 lsbs	15	6-2	VINDO	Number of lines in vertical window
167-6reserved, set to zero165-4NFDLYnew field detect delay163-2SPGIPSPG input select161-0MSIPMixed sync separator inp selectBuffered register set 0 Active when BUFFER pin set LOW177-0SG07-0Msync gain, 8 lsbs187-0YG07-0Y gain, 8 lsbs	15	1	VDIV	Action inside VINDO
165-4NFDLYnew field detect delay163-2SPGIPSPG input select161-0MSIPMixed sync separator inp selectBuffered register set 0 Active when BUFFER pin set LOW177-0SG07-0Msync gain, 8 lsbs187-0YG07-0Y gain, 8 lsbs	15	0	VDOV	Action outside VINDO
163-2SPGIPSPG input select161-0MSIPMixed sync separator inp selectBuffered register set 0 Active when BUFFER pin set LOW177-0SG07-0Msync gain, 8 lsbs187-0YG07-0Y gain, 8 lsbs	16	7-6		reserved, set to zero
161-0MSIPMixed sync separator inp selectBuffered register set 0 Active when BUFFER pin set LOW177-0SG07-0Msync gain, 8 lsbs187-0YG07-0Y gain, 8 lsbs	16	5-4	NFDLY	new field detect delay
Image: selectSelectBuffered register set 0Active when BUFFER pin set LOW177-0SG07-0Msync gain, 8 lsbs187-0YG07-0Y gain, 8 lsbs	16	3-2	SPGIP	SPG input select
Active when BUFFER pin set LOW177-0SG07-0Msync gain, 8 lsbs187-0YG07-0Y gain, 8 lsbs	16	1-0	MSIP	Mixed sync separator input select
18 7-0 YG07-0 Y gain, 8 lsbs		Ad		
	17	7-0	SG07-0	Msync gain, 8 lsbs
	18	7-0	YG07-0	Y gain, 8 lsbs
	19	7-0	UG07-0	U gain, 8 lsbs

Reg	Bit	Name	Function							
1A	7-0	VG07-0	V gain, 8 lsbs							
1B	7-6	YG09-8	Y gain, 2 msbs							
1B	5-3	UG010-8	U gain, 3 msbs							
1B	2		reserved, set to zero							
1B	1-0	VG09-8	V gain, 2 msbs							
1C	7-0	YOFF07-0	Y offset, 8 lsbs							
1D	7-3		reserved, set to zero							
1D	2	YOFF08	Y offset, msb							
1D	1-0	SG07-0	Msync gain, 2 msbs							
1E	7-1	SYSPH06-0	7 lsbs of phase							
1E	0	VAXISO	V axis flip							
1F	7-0	SYSPH014-7	8 msbs of phase							
	No	rmalized Sub	carrier Frequency							
20	7-4	FSC <sub>3-0</sub>	Bottom 4 bits of fSC							
20	3-0		reserved, set to zero							
21	7-0	FSC11-4	Lower 8 bits of fSC							
22	7-0	FSC19-12	Middle 8 bits of fSC							
23	7-0	FSC27-20	Top 8 bits of fSC							
Clamp Control										
24	7	DRFSEL	Clamp pulse enable							
24	6	PFLTBY	Phase filter enable							
24	5-4	CLPSEL1-0	Int. clamp selection							
24	3	VCLPEN	Clamp bypass							
24	2-0	BAND <sub>2-0</sub>	Clamp offset							
25	7-0	CPDLY7-0	Clamp pulse delay							
		Output Fo	rmat Control							
26	7-6		reserved, set to zero							
26	5	LDVIO	LDV clock select							
26	4	OPCKS	Output clock select							
26	3	DPCEN	DPC enable							
26	2-0	DPC	Decoder product code							
	Ac		egister set 1 FER pin set HIGH							
27	7-0	SG17-0	Msync gain, 8 lsbs							
28	7-0	YG17-0	Y gain, 8 lsbs							
29	7-0	UG17-0	U gain, 8 lsbs							
2A	7-0	VG17-0	V gain, 8 lsbs							
2B	7-6	YG19-8	Y gain, 2 msbs							
2B	5-3	UG110-8	U gain, 3 msbs							
2B	2		reserved, set to zero							
2B	1-0	VG19-8	V gain, 2 msbs							
2C	7-0	YOFF17-0	Y offset, 8 lsbs							
	7-3									
2D	7-3		reserved, set to zero							

REV. 1.0.0 2/4/03

Reg Bit Name Function								
2D	2	YOFF18	Y offset, msb					
2D	1-0	SG17-0	Msync gain, 2 msbs					
2E	7-1	SYSPH16-0	7 lsbs of phase					
2E	0	VAXIS1	V axis flip					
2F	7-0	SYSPH114-7	8 msbs of phase					
			asurement					
30	7		set to zero					
30	6	LGF	Line grab flag					
30	5	LGEN	Line grab enable					
30	4	LGEXT	Ext line grab enable					
30	3		reserved, set to zero					
30	2	PGG	Pixel grab gate					
30	1	PGEN	Pixel grab enable					
30	0	PGEXT	Ext pixel grab enable					
31	7-0	PG7-0	Pixel grab, 8 lsbs					
32	7-0	LG7-0	Line grab, 8 lsbs					
33	7		reserved, set to zero					
33	6-4	FG	Field grab number					
33	3	LG8	Msb of line grab					
33	2-0	PG10-8	Pixel grab, 3 msbs					
34	7-0	GY9-2	G/Y grab, 8 msbs					
35	7-0	BU9-2	B/U grab, 8 msbs					
36	7-0	RV9-2	R/V grab, 8 msbs					
37	7-6		reserved					
37	5-4	GY <sub>1-0</sub>	G/Y grab, 2 lsbs					
37	3-2	BU1-0	B/U grab, 2 lsbs					
37	1-0	RV1-0	R/V grab, 2 lsbs					
38	7-0	Y9-2	Luma grab, 8 msbs					
39	7-0	M9-2	Msync grab, 8 msbs					
ЗA	7-0	U9-2	U grab, 8 msbs					
3B	7-0	V9-2	V grab, 8 msbs					
3C	7-6	Y <sub>1-0</sub>	Luma grab, 2 lsbs					
3C	5-4	M1-0	Msync grab, 2 lsbs					
3C	3-2	U <sub>1-0</sub>	U grab, 2 lsbs					
3C	1-0	V1-0	V grab, 2 lsbs					
		Test	Control					
3D	7-0	TEST	Must be set to zero					
3E	7-0	TEST	Must be set to zero					
Vertical Blanking Control								
3F 7 VBIT20 V bit control								
3F	6	PEDDIS	Pedestal control					
3F 5-0 CCDEN <sub>5-0</sub> Closed caption control								
		Auto-increme	ent stops at 3F					

Reg	Bit	Name	Function
		Status -	Read Only
40	7-0	DDSPH	DDS phase, 8 msbs
41	7	LINEST	Pixel count reset
41	6	BGST	Start of burst gate
41	5	VACT2	Half line flag
41	4	PALODD	PAL Ident
41	3	VFLY	Vertical count reset
41	2	FGRAB	Field grab
41	1	LGRAB	Line grab
41	0	PGRAB	Pixel grab
42	7	FLD	Field flag (F in D1 output)
42	6	VBLK	Vertical blanking (V in D1 output)
42	5	HBLK	Horizontal blanking (H in D1 output)
42	4-0	LID	Line identification
43	7	YGO	Y/G overflow
43	6	YGU	Y/G underflow
43	5	UBO	C <sub>B</sub> /B overflow
43	4	UBU	CB/B underflow
43	3	VRO	C <sub>R</sub> /R overflow
43	2	VRU	CR/R underflow
43	1-0		reserved
44	7	MONO	Color kill active
44	6-0	FPERR	Frequency/Phase error
45	7-0	DRS	DRS signal
46	7-0	PARTID	Reads back xxh
47	7-0	REVID	Revision number
48- 4A	7-0		reserved
4B	7	PKILL	Phase kill from comb fail
4B	6-5	CFSTAT	Comb filter status
4B	4-0	ХОР	XLUT output
4C- FF	7-0		reserved
Notes:			

1. Functions are listed in the order of reading and writing.

 For each register listed above up to register 3F, all bits not specified are reserved and must be set to zero to ensure proper operation.

# **Control Register Definitions**

### **Global Control Register (00)**

7	'	6	5	4	3	2	1	0				
SR	ST	HRST		SET		DHVEN	S	ſD				
Reg	Bit	Name	Desc	ription								
00	7	SRST	disat	oles outputs. V	/hen LOW, rese Vhen HIGH (nc his bit is ignore	ormal), starts a	nd runs state r					
00	6	HRST	is tal RES disat	ken LOW. Stat ET pin can be bled until SRS	Vhen HRST is H te machines ard taken HIGH at T is programme bled as soon as	e reset and he any time. The ed HIGH. Whe	ld. When HRS state machine n HRST is hig	T is low the es remain h the state				
00	5-3	SET	low. A = a B = i	A = all outputs high-impedance B = internal state machines C = burst locked loop								
			SE	SET Function								
			000	) Reset an	id hold A, B, &	C.						
			001		ut to BLUE and ut to "color" and							
			010	) Hold A, I	ock B & C to ex	kternal input						
			011	Reset C	only							
			100	Reset B	& C							
			101	Set outp	ut to BLUE and	I lock B & C to	input video (R	GB output)				
			110	) Line and	pixel grab dep	ending on VM	CR6-0 (reg 30)					
			111		eset function of ration will chan a.							
				first SET pulse es a toggle to	e after a softwa SET = 010.	re or hardware	e reset, with SI	ET = 111,				
00	2	DHVEN	Outp HIGH		enable. Disab	les DHSYNC a	and DVSYNC	signals when				
00	1-0	STD	Sele	cts video sta	ndard. Selects	video standar	d.					
			SE	T Functior	ı							
			00	00 NTSC								
			01	01 reserved								
			10	PAL/M								
			11	All PAL s	standards exce	pt PAL/M						

### Input Processor Control (01)

7		6	5	4	3	2	1	0			
Reser	rved	IPMUX	IP8B	TDEN	TBLK	IPCMSB	ABMUX	CKSEL			
Reg	Bit	Name	Dese	ription							
01	7	Reserved	Rese	erved, set to z	ero.						
01	6	IPMUX	as th VIDE set L HIGF chro	Input mux control. Used to select the Video Input Processor, D1, or D2 data as the VA input to the input processor. VIDEOA is selected for VA and VIDEOB is selected for VB when IPMUX is set LOW. VIDEOB is selected for VA and VIDEOA for VB when IPMUX is set HIGH. For YC inputs, the luma data must be passed through the VA input and chroma through the VB input. IPMUX should be set LOW for line locked composite inputs.							
01	5	IP8B		<b>8 bit input format.</b> Bottom two bits of inputs VIDEOA9-0 and VIDEOB9-0 are set to zero when HIGH.							
01	4	TDEN	video the e	<b>TRS detect enable.</b> When HIGH, the TRS words embedded in incoming video are used to reset the horizontal and vertical state machines. When LOW the externally provided or internally generated HSYNC and VSYNC are used to reset the horizontal and vertical state machines.							
01	3	TBLK	locke chro	ed and D1 data ma blanking le	a, the TRS and	S and AUX dat I AUX data wor priate. For D2 ( nc tip level.	ds are set to t	he luma and			
01	2	IPCMSB		o <b>ma input msl</b> n HIGH.	<b>o invert.</b> The m	isb of the chron	na or CBCR da	ta are inverted			
01	1	ABMUX	from	<b>AB mux control.</b> Selects the primary and secondary inputs to the decoder from the DA and DB outputs of the input processor. When ABMUX is LOW, DA is selected as the primary and DB as the secondary decoder input.							
01	0	CKSEL	subc rate,	<b>Input clock rate select.</b> Set HIGH for line locked clocks and LOW for subcarrier locked clocks. Line locked clocks should be at twice the pixel d rate, and the subcarrier clock should be at four times the subcarrier frequency.							

### **Burst Loop Control (02)**

7		6	5	4	3		2	1	0			
BLLF	RST	VIPEN	L(	СК	BLI	M	KILD	DMODBY	CINT			
Reg	Bit	Name	Desc	ription								
02	7	BLLRST	HIGH					BLL reset is dis and fails to re				
02	6	VIPEN		devices.	Active only w	e protocol for (	CADEKA video					
			VIF	EN Fun	ction							
				) Vide	o Input Proce	essor	Interface					
				ТМС	C22071 Interf	ace						
02	5-4	LOCK	Glob	Global Lock mode. Sets the decoder locking mode.								
			LO	CK Fun	ction							
			0	0 Line	Locked Mod	le						
			0	1 Sub	carrier Locke	d Moc	de					
			1	0 Vide	o Input Proce	essor	Mode					
			1	1 D1 I	Node							
02	3	BLM	BLL	lock mod	e. Sets the d	ecode	er burst locking	mode.				
			BI	.M Fun	ction			7				
				) Free	uency Lock			-				
				l Pha	se Lock							
02	2	KILD	Colo	r kill disa	ble. Color kil	ler is c	disabled when	HIGH.				
02	1	DMODB	/ Dem	Demod bypass. Chroma data bypasses the demodulator when HIGH.								
02	0	CINT		<b>CBCR interpolation enable.</b> Interpolation of CBCR input data from 0:2:2 to 0:4:4 is enabled when HIGH.								

### **Chroma Processor Control (03)**

7		6	5		4	3	2	1	0			
	-	BLFS	-	(	CCEN	CC	OR	GAUBY	GAUSEL			
Reg	Bit	Name	Desc	riptio	on							
03	7-5	BLFS	Burs	st loo	p filter se	lect.						
			BL	FS f	s (Mpps)		Recommen	ded Criteria				
			000	)	13.5	PAL, Line-Lo	ocked YC					
			000	)	15	PAL, Line-Lo	ocked YC					
			00		12.27	NTSC, Line-	Locked YC					
			00		13.5	PAL, Line-Locked Composite						
			010	)	13.5	NTSC, Line-Locked YC						
			010		15	PAL, Line-Locked Composite						
			01		14.32	NTSC, Subc	arrier-Locked	YC				
			01		17.73		rier-Locked C	-				
			100	)	17.73		rier-Locked Y					
			10		13.5	NTSC, Line-Locked Composite						
			110	)	12.27	NTSC, Line-Locked Composite						
			11		14.32	NTSC, Subc	arrier-Locked	Composite				
03	4	CCEN	Chro	oma c	oring ena	able. Enables	Chroma Corin	g when HIGH.				
03	3-2	CCOR	Chro	oma c	oring thr	eshold. Sets t	the Chroma C	oring threshold	l.			
			CC	OR		Function		]				
			0	0	1 lsb							
			0	1 :	2 lsb							
			1	0 ;	3 lsb							
			1	1	4 Isb							
03	1	GAUBY	<b>Gau</b> s HIGH		filter byp	ass. The chro	ma data bypas	ses the Gauss	ian LPF when			
03	0	GAUSE			LPF sele ted chrom		Gaussian filte	r response to b	e used on the			
			GA	JSEL		Functio	on					
				0 Select Gaussian LPF resp. 2								
				1	Select (	Gaussian LPF	resp. 1					
			See	See Figure 22 for filter responses.								

### Burst Threshold (04)

7		6	5	4 3 2 1 0						
	BTH									
Reg	Bit	Name	Des	Description						
04	7-0	BTH	U ar	<b>Burst threshold.</b> The 8 bit value to be compared against the demodulated U and V component data. If over 127 lines occur in a field in which the burst is below this threshold, then the color is set to chroma black for the next field.						

#### Pedestal (05)

7		6	5	4	3	2	1	0	
				PE	ED				
Reg	Bit	Name	Des	Description					
05	7-0	PED		<b>Pedestal level.</b> An 8 bit magnitude subtracted from the luma data to remove the setup before processing by the output matrix.					

### Luma Processor Control (06)

7		6	5	4	3	2	1	0	
	Reserve	ed	ANEN	ANR	A	NT	YSEL	NOTCH	
Reg	Bit	Name	Des	cription					
06	7-6	Reserve	d Res	erved, set to	o zero.				
06	5	ANEN	Ada	ptive notch	enable. Enables	s adaptive noto	ch when HIGH		
06	4	ANR	Ada	ptive notch	n rounding poi	nt.			
			A	NR	Functio				
				0 Rour	nd to 10 bits				
				1 Rour	nd to 8 bits				
06	3-2	ANT	Ada	ptive notch	threshold level	. Sets the ada	ptive notch thr	eshold.	
			A	NT	Function				
				00 Mag	nitude difference	e less than 32			
				01 Mag	nitude difference	e less than 24			
				10 Mag	nitude difference	e less than 16			
				11 Mag	nitude difference	e less than 8			
06	1	YSEL	Ada	ptive notch	select. Selects	adaptive notch	filter response	Э.	
			Y	SEL	Functio	on			
				0 Adap	tive notch respo	onse ANF1			
				1 Adap	Adaptive notch response ANF2				
06	0	NOTCH	HIGI	H, non-adap	daptive notch filt tive notch filter s overridden by X	elected when	HIGH and ANE		

### **Comb Processor Control (07)**

7		6	5		4	3	2	1	0		
LS1I	BY	LS1IN	LS2DLY	SP	PLIT	BSFBY	BSFSEL	BSFMSB	GRSDLY		
Reg	Bit	Name	Des	cription	า						
07	7	LS1BY	Line	e store 1	1 bypas	<b>ss.</b> Bypasses I	linestore 1 whe	n HIGH.			
07	6	LS1IN	Line	Line store 1 input. Selects the input of linestore 1:							
			L	S1IN		Functio	on				
				0	Primary	/ Input					
				1	Second	lary Input					
07	5	LS2DLY		Line store 2 delay. LSTORE2 uses STS to store 1H when LOW and uses VL to store SAV to EAV (or max count) when HIGH.							
07	4	SPLIT	lum		HIGH (		orough LSTOR				
07	3	BSFBY	Bar	dsplit fi	ilter by	pass. Bandsp	lit filter is bypa	ssed when HI	GH.		
07	2	BSFSEL	Bar	dsplit fi	ilter se	lect. Selects tl	he bandsplit filf	er to be used:			
			BS	FSEL		Function	on				
			0		Select	bandsplit filter	response 1				
			1	1 Select bandsplit filter response 2							
07	1	BSFMSB		<b>Inverts msb of bandsplit filter.</b> When HIGH, inverts the msb of the input to the bandsplit filter.							
07	0	GRSDLY		<b>Delays input to GRS decode.</b> When HIGH, delays the input to the GRS extraction circuit by 1H. Genlock only.							

### Mid-Sync Level (08)

7		6	5	4	3	2	1	0		
	MIDS									
Reg	Bit	Name	Desc	Description						
08	7-0	MIDS		<b>Mid sync level.</b> Sets the mid point of syncs for the mixed sync separator, in the subcarrier locked mode.						

### Extended DRS (09)

7		6 PCKF	5	4	3	2	VSTD	1	0
			1				V31D		
Reg	Bit	Name	Description						
09	7-4	PCKF	Clock rate	e.					
			PCKF			Function			
			0000	13.50					
			0001	reserv	ed				
			0010	reserv	ed				
			0011	reserv	ed				
			0100	14.32	MHz				
			0101	17.73	MHz				
			0110	reserv	ed				
			0111	reserv	ed				
			1000	12.27					
			1001	14.75					
			1010	15.00					
			1011	reserv					
			1100	reserv					
			1101	reserv					
			1110	reserv					
			1111	reserv	ed				
09	3-0	VSTD	Video Sta	ndard. S	Selects the vic	leo standard.			
			VSTD			Function			
			0000	NTSC	-M				
			0001	NTSC	-EIAJ				
			0010	reserv	ed				
			0011	reserv	ed				
			0100	reserv					
			0101	reserv					
			0110	reserv					
			0111	reserv					
			1000		, G, H, I				
			1001	PAL-N					
			1010			Paraguay, Uru	guay)		
			1011		(Jamaica)				
			1100	reserv					
			1101	reserv					
			1110	reserv					
			1111	reserv	eu				

### **Output Control (0A)**

7		6	5		4	3	2	1	0		
OP8	3B	OPLMT	OPLMT		MS	SEN	OPCMSB	YBAL	BUREN		
Reg	Bit	Name	De	scriptio	on						
0A	7	OP8B		<b>itput ro</b> s are se			ds the outpu	ts to 8 bits when	HIGH. The two		
0A	6-5	OPLMT	Οι	ıtput lin	nit sele	ct. Sets the ou	Itput format a	and limiters:			
			0	PLMT		Function					
				00		output format to 4 to 1016					
				01	Y limit	R output forma ed to 4 to 1016 limited to ±504	6				
				10		output format to 4 to 1016					
				11	Y limit	R output forma ed to 64 to 940 limited to ±448	C				
0A	4-3	MSEN	Mi	xed syn	nc enab	le. Sets compo	osite sync ou	utput format:			
				ISEN			Functior	1			
			0	0	No syr	nc, & "super bl	acks" disable	ed			
			0	1	No syr	nc, & "super bl	acks" disable	ed			
			1	0	Sync o	on G/Y output	only, & "supe	er blacks" enabl	ed		
			1	1	Sync o	on RGB output	ts, & "super b	blacks" enabled			
0A	2	OPCMS		<b>iroma o</b> ien HIGI	output msb invert. Inverts the msb of the CBCR or Chroma output GH.						
0A	1	YBAL		uma color correction. Setting this bit HIGH forces the chroma to zero henever the luma equals or exceeds the luma limit.							
0A	0	BUREN			<b>It burst enable.</b> When HIGH, passes the burst through on the chroma el. Sets the burst region to zero when LOW.						

Notes:

1. To enable "super blacks" and disable syncs of the output simply set MSEN[1] HIGH and the sync gain to zero.

# Output Control (0B)

7		6	5	4	3	2	1	0			
FMT4	22	CDEC	YUVT		Reserved		DRSEN	DRSCK			
Reg	Bit	Name	Descr	iption							
0B	7	FMT422	onto tl	he same data	<b>Itput mux.</b> Whe a bus. The chron he R/CR output	na or multiple:	xed CBCR outp				
0B	6	CDEC		<b>CBCR decimation enable.</b> When HIGH, the CBCR data are decimated to 0:2:2 in the output processor.							
0B	5	YUVT	R/C <sub>R</sub> data a	<b>Enables D1 output.</b> When HIGH, enables 4:2:2 multiplexed YC <sub>B</sub> C <sub>R</sub> onto the R/C <sub>R</sub> data output with TRS words inserted into the output data stream. The Y data are still available on the G/Y output and multiplexed C <sub>B</sub> C <sub>R</sub> is available on the B/U output.							
0B	4-2	Reserve	d Reser	ved, set to	zero.						
0B	1	DRSEN	DRS	output enab	le. When HIGH,	enables the [	DRS onto the G	/Y output.			
0B	0	DRSCK	DRS	<b>data rate.</b> Se	ets the DRS outp	out data rate.					
			DRS	СК	Function						
			C	0 Embeds data bytes (8 bits) at PCK clock rate							
			1	1 Embeds data nibbles (4 bits) at PXCK clock rate							

### Comb Filter Control (0C)

7		6	5	4	3	2	1	0		
	ADAPT		YCES	YCSEL		CO	MB			
Reg	Bit	Name	Des	cription						
0C	7-6	ADAPT	Ada	ption mod	le. Sets the 3-line	comb filter ad	aption mode ir	NTSC.		
			AD	APT[1:0]		Functi	on			
				00	Adapts to best of only.	3 types of line	based comb fi	Iters in NTSC		
				01	Adapts to the beat in NTSC only.	st of two field o	or frame based	d comb filters		
				10	0 3 line (tap) comb only. Never adapts to a 2 line (tap) filter. The higher set of comb filter error signals are sent to the XLUT. NTSC or PAL comb filter.					
				11	Adapts to best of	two 3 line chro	oma comb filter	s in PAL only.		
0C	5	YCES	YC i	nput erro	r signal control. E	rror signal cor	trol for YC inp	ut, luma comb.		
			Y	CES	Function					
					PF and HPF error s					
					LPF error signal, between (0H & 1H) and (1H & 2H) in NTSC or between (0H & 2H) in PAL, are sent to XLUT					
0C	4	YCSEL	Lum	Luma/chroma comb filter select. Selects luma or chroma comb filter.						
			YC	SEL		Functio	n			
				0 Cł	roma comb filter					
					Chroma comb filter					
					ma comb filter					
0C	3-0	COMB	Com	1 Lu						
0C	3-0	СОМВ		1 Lu	ma comb filter chitecture.	Function				
0C	3-0	СОМВ	CO	1 Lu nb filter ar	ma comb filter chitecture. YC or composite	e comb filter ar				
0C	3-0	СОМВ		1 Lu nb filter ar 0MB 0 00 PA	ma comb filter chitecture. YC or composite L or NTSC 3 line of	e <i>comb filter ar</i> comb				
00	3-0	СОМВ		1 Lu hb filter ar DMB 0 PA 0 PA 0 NT	ma comb filter chitecture. YC or composite L or NTSC 3 line of SC 3 line comb (0	e <i>comb filter ar</i> comb H & 1H)				
00	3-0	СОМВ	000 000 001	1 Lu nb filter ar 0MB 00 PA 01 NT 0 NT	ma comb filter chitecture. YC or composite L or NTSC 3 line of SC 3 line comb (0 SC 3 line comb (1	e comb filter ar comb H & 1H) H & 2H)				
00	3-0	СОМВ	000 000 001 001	1 Lu nb filter ar 0MB 0 PA 0 NT 0 NT 1 NT	ma comb filter chitecture. YC or composite L or NTSC 3 line of SC 3 line comb (0 SC 3 line comb (1 SC 2 line comb (0	e comb filter ar comb H & 1H) H & 2H) H & 1H)				
0C	3-0	COMB	000 000 001 001 010	1 Lu nb filter ar 0MB 0 PA 0 NT 0 NT 1 NT 0 NT	ma comb filter chitecture. YC or composite L or NTSC 3 line of SC 3 line comb (0 SC 3 line comb (1 SC 2 line comb (0 SC (2 line) field co	e comb filter ar comb H & 1H) H & 2H) H & 1H) omb				
0C	3-0	COMB	000 000 001 001 010 010	1 Lu nb filter ar 0MB 0 PA 0 PA 0 NT 0 NT 1 NT 0 NT 0 NT 0 NT	ma comb filter chitecture. YC or composite L or NTSC 3 line of SC 3 line comb (0 SC 3 line comb (1 SC 2 line comb (0 SC (2 line) field co SC or PAL field co	e comb filter ar comb H & 1H) H & 2H) H & 1H) omb omb				
00	3-0	COMB	000 000 001 001 010 010 010	1         Lu           nb filter ar         PA           00         PA           01         NT           00         NT           1         NT           10         NT           10         NT           10         NT           10         NT           00         NT           01         NT           01         NT           01         NT	ma comb filter chitecture. YC or composite L or NTSC 3 line of SC 3 line comb (0) SC 3 line comb (1) SC 2 line comb (0) SC (2 line) field co SC or PAL field co SC (2 line) frame	e comb filter ar comb H & 1H) H & 2H) H & 1H) omb omb				
00	3-0	COMB	000 000 001 001 010 010	1         Lu           nb filter ar         PA           00         PA           01         NT           00         NT           1         NT           10         NT           10         NT           10         NT           10         NT           00         NT           01         NT           01         NT           01         NT	ma comb filter chitecture. YC or composite L or NTSC 3 line comb (0 SC 3 line comb (1 SC 2 line comb (0 SC (2 line) field co SC (2 line) field co SC (2 line) frame of SC (2 line) frame of SC frame comb	e comb filter ar comb H & 1H) H & 2H) H & 1H) omb comb	chitectures			
0C	3-0	COMB	CO 000 001 001 010 010 011 011	1         Lu           nb filter ar         0           00         PA           01         NT           0         NT           1         NT           0         NT           0         NT           1         NT           0         NT           1         NT           0         NT           1         NT	ma comb filter chitecture. YC or composite L or NTSC 3 line comb (0 SC 3 line comb (1 SC 2 line comb (0 SC (2 line) field co SC (2 line) field co SC (2 line) frame of SC frame comb D1 comb	e comb filter ar comb H & 1H) H & 2H) H & 1H) omb omb	chitectures			
0C	3-0	COMB	CO           000           000           001           001           010           010           011           011           011           011	1         Lu           nb filter ar           0         PA           0         PA           0         NT           1         NT           0         3 li	ma comb filter chitecture. YC or composite L or NTSC 3 line comb (0 SC 3 line comb (1 SC 2 line comb (1) SC 2 line) field co SC (2 line) field co SC (2 line) frame of SC frame comb D1 comb ne comb	e comb filter ar comb H & 1H) H & 2H) H & 2H) H & 1H) omb comb filter architect	chitectures			
0C	3-0	COMB	CO           000           000           001           001           010           011           011           011           011           011           011           011	1         Lu           nb filter ar           0         PA           0         PA           0         NT           0         3 li           0         3 li	ma comb filter chitecture. YC or composite L or NTSC 3 line comb (0 SC 3 line comb (1 SC 2 line comb (0 SC (2 line) field co SC or PAL field co SC (2 line) frame of SC frame comb D1 comb ne comb (0H & 1H	e comb filter ar comb H & 1H) H & 2H) H & 1H) omb omb comb filter architect	chitectures			
0C	3-0	COMB	CO           000           000           001           001           010           011           011           011           011           011           011           011           011           011           011           011	1         Lu           nb filter ar           0MB           0         PA           0         NT           0         3 li           0         3 li           0         3 li	ma comb filter chitecture. YC or composite L or NTSC 3 line comb (0 SC 3 line comb (1 SC 2 line comb (0 SC (2 line) field co SC or PAL field co SC (2 line) frame of SC frame comb D1 comb ne comb (0H & 1H ne comb (1H & 2H	e comb filter ar comb H & 1H) H & 2H) H & 2H) H & 1H) omb comb filter architect I)	chitectures			
0C	3-0	COMB	CO           000           000           001           001           001           010           010           011           011           011           011           011           011           011           011           011           011           011           011           011           011           011	1         Lu           nb filter ar           0MB           0         PA           0         PA           0         NT           0         Sli           0         3 li           0         3 li           1         3 li           1         3 li	ma comb filter chitecture. YC or composite L or NTSC 3 line of SC 3 line comb (0 SC 3 line comb (1 SC 2 line) field co SC (2 line) field co SC (2 line) field co SC (2 line) frame of SC frame comb D1 comb ne comb (0H & 1H ne comb (0H & 2H	e comb filter ar comb H & 1H) H & 2H) H & 2H) H & 1H) omb comb filter architect I)	chitectures			
0C	3-0	COMB	CO           000           000           001           001           001           010           010           011           011           011           011           011           011           011           011           011           100           101           101           101	1         Lu           nb filter ar         ar           0MB         ar           00         PA           01         NT           0         NT           1         NT           0         NT           1         NT           0         NT           1         NT           0         3 li           0         3 li           1         3 li           0         3 li           1         3 li           0         (2 l)	ma comb filter chitecture. YC or composite L or NTSC 3 line comb (0 SC 3 line comb (0 SC 3 line comb (0 SC 2 line) field co SC (2 line) field co SC (2 line) frame of SC frame comb D1 comb ne comb (0H & 1H ne comb (0H & 2H ne comb (0H & 2H ne comb (0H & 2H ne comb (0H & 2H) ne comb (0H)	e comb filter ar comb H & 1H) H & 2H) H & 1H) omb comb filter architecto f) 1)	chitectures			
0C	3-0	COMB	CO           000           000           001           001           001           010           010           011           011           011           011           011           011           011           011           011           011           011           011           011           011           011	1         Lu           nb filter ar         ar           0         PA           0         PA           0         NT           0         NT           1         NT           0         NT           1         NT           0         NT           0         NT           0         NT           0         NT           0         NT           0         3 li           0         3 li           0         3 li           1         3 li           0         (2 l)           1         fiel	ma comb filter chitecture. YC or composite L or NTSC 3 line of SC 3 line comb (0 SC 3 line comb (1 SC 2 line) field co SC (2 line) field co SC (2 line) field co SC (2 line) frame of SC frame comb D1 comb ne comb (0H & 1H ne comb (0H & 2H	e comb filter ar comb H & 1H) H & 2H) H & 1H) omb comb filter architecto f) 1)	chitectures			

### Comb Filter Control (0D)

7		6	5		4	3	2	1	0	
	CEST		CESG	YE	ESG	CESTBY	XFEN	FAST	YWBY	
Reg	Bit	Name	De	scriptic	on					
0D	7-6	CEST	Ch	roma e	rror sig	Inal transform	-			
				CEST	Vid	Video Standard Clock Rate (MHz)		ate (MHz)		
				00		PAL/NTSC	4*Fsc &	13.5MHz		
				01		NTSC	12.2	7MHz		
				10		PAL	14.7	5MHz		
				11		PAL	15	MHz		
0D	5	CESG	Ch	roma e						
				CESG Function						
				0	Norm	al chroma fail s	ignal levels		-	
				1	Doubl	e the chroma e	rror signal lev	els		
0D	4	YESG	Lu	ma erro	or signa	al gain.				
			Y	'ESG		Fu	nction			
				0	Norma	al luma fail sign	al levels			
				1	Double	e the luma erro	r signal levels			
0D	3	CESTE	BY Ch	roma e	rror sig	<b>jnal bypass.</b> W	/hen HIGH, by	/passes chro	ma error signal.	
0D	2	XFEN	XL	XLUT filter enable. When HIGH, enables the LPF on the XLUT output.						
0D	1	FAST	со	Adaption speed select. When HIGH, the 3 line comb filter selects between comb filter architectures on a pixel by pixel basis. When LOW, the selection is filtered.						
0D	0	YWBY	Lu	ma weighting bypass. When HIGH bypasses the luma fail weighting.						

### Comb Filter Control (0E)

7		6	5		4	3	2	1	0		
	XIP		Х	SF		YM	UX	CN	IUX		
Reg	Bit	Name	De	scriptic	on						
0E	7-6	XIP	XL	UT inpu	ut seleo	ct. Selects the	comb fail sign	als presented	to the XLUT:		
			XI	P[1:0]		Inpu	t to XLUT				
				00	of chroma						
				01	· -	<li>and luma ma of chroma (X[7</li>	0	,			
				01		(X[3:0]).	.+j) and lunia	magnitude			
				10		of phase error					
						itude error (X[4 itude error (X[1		s of luma			
				11		of phase error		hroma			
					magn	itude error (X[3	8:0]).				
0E	5-4	XSF	XL	XLUT special function.							
				XSF		Luma	Ch	roma			
				00		Comb	Si	mple			
				01		Simple	C	omb			
				10		at with notch		mple			
				11	Fla	at with notch	C	dmc			
0E	3-2	YMUX	Yo	output s	select.	Output selectio	n of luma 4:1	mux			
			Y	MUX		(	Dutput				
				00	Comb	)					
				01	Flat -	Comb					
				10	Flat						
				11	Simpl	е					
0E	1-0	CMUX	Co	output s	select.	Output selection	on of chroma 4	:1 mux			
				MUX							
			00		Comb						
			01		Flat - Comb						
					Flat Simple						
				1 Simple							

### Comb Filter Control (0F)

-	7	6	5	4	3	2	1	0			
Rese	erved	CA	λT	DCES	IF	PCF	YCCOMP	SYNC			
Reg	Bit	Name	Descriptio	on							
0F	7	Reserved	Reserved	set to zero.							
0F	6-5	CAT	Adaption           0           0           1           1	0         1         15% of max error           1         0         25% of max error							
0F	4	DCES	<ul> <li>a) In 3 line data for 2 line c the XLL of lines on pixel pixels"</li> <li>b) In 2 line is alway pixel" is When set I This is use line comb between (0)</li> </ul>	e comb filter and r that pixel selecomb. On a "CE JT with the ma , but from pixel I (x+5) is sent on the same line comb filters the s sent to the 2 s used and on a HIGH for D1 ch ed for 3 line con filter architectu	chitectures, th ects the 3 line 3 pixel" the error gnitude differe I (x+3). Likewis to the XLUT w nes but from p he magnitude KLUT, On a "C a "CR pixel" th nroma filters: mb filter architor res. The input 1H & 2H) on "	differences bet B pixel" the err e preceding "C ecture that are to the XLUT is CR pixels" and	ror between the s to a ed on pixel (x- CR pixels" on cel" the error sinde difference ween the sam for from the pro- B pixel" would inhibited from the magnitud	e pair of lines eceding "CR be used. adapting to 2 e error in CR			
0F	3-2	IPCF	Comb filte	-	. Selects prim	ary inputs to th	e comb filter.				
			IPCF 0 0 0 1 1 0 1 1	Function Flat video LPF output HPF output Reserved							
0F	1	YCCOMP	<b>YC or Composite input select.</b> Selects YC inputs when HIGH and composite inputs when LOW.								
0F	0	SYNC		essor select. when LOW.	The syncs are	obtained by a	LPF when HIC	H and by the			

#### Sync Pulse Generator (10)

7		6	5	4	3	2	1	0	
STS	7	STS6	STS5	STS4	STS3	STS2	STS1	STS0	
Reg	Bit	Name	De	Description					
10	7-0	STS7-0		Sync to sync 8 lsbs. Bottom 8 bits of the number of pixels between sync pulses.					

### Sync Pulse Generator (11)

7		6	5	4 3 2 1 0						
				ST	ГВ					
Reg	Bit	Name	Des	Description						
11	7-0	STB	star	<b>c to burst.</b> Co ts the burst sai by to generate t	mple and hold.					

#### Sync Pulse Generator (12)

7		6	5	4	3	2	1	0	
	BTV								
Reg	Bit	Name	Des	cription					
12	7-0	BTV	Bur vide	<b>st to video.</b> Co o.	ontrols the num	ber of pixels fr	om STB to the	start of active	

#### Sync Pulse Generator (13)

7		6	5		4	3	2	1	0
AV7		AV <sub>6</sub>	AV <sub>5</sub>		AV4	AV3	AV <sub>2</sub>	AV1	AV <sub>0</sub>
Reg	Bit	Name		Description					
13	7-0	AV7-0		Active video line 8 lsbs. Bottom 8 bits of the number of pixels during the active video line.					

#### Sync Pulse Generator (14)

7		6 5			4	3	2	1	0
Reserved AVç		AV9	AV8 Reserved STS10 STS9 STS8						
Reg	Bit	Name		Desc	ription				
14	7-6	Reserv	ed	Rese	erved, set to a	zero.			
14	5-4	AV9-8		Activ	ve video line	<b>2 msbs.</b> Two r	nost significar	t bits of AV.	
14	3	Reserv	ed	Reserved, set to zero.					
14	2-0	STS <sub>10</sub> -	·8	Sync	c to sync 3 m	sbs. Three mo	ost significant b	oits of STS.	

### Sync Pulse Generator (15)

7		6	5	4	3	2	1	0		
Reser	ved			VINDO VDIV VDOV						
Reg	Bit	Name	Des	Description						
15	7	Reserv	ed Res	Reserved, set to zero.						
15	6-2	VINDO		<b>Number of lines in vertical window.</b> The number of lines (0 to 31) after the last EQ pulse that the decoder passes through the Vertical INterval winDOw.						
15	1	VDIV	thro	ugh a simple d	ecoder when L	cal data inside .OW, or is pass I set to zero wi	ed unprocesse	s passed ed on the luma		
15	0	VDOV	end	Action outside VINDO. The vertical data after the `VINDO' and before end of vertical blanking is blanked (YUV = 0) when LOW, or passed thr the simple decoder when HIGH.						

### Sync Pulse Generator (16)

7		6	5		4	3	2	1	0
	Reserved	k		NFDLY		SF	PGIP	N	ISIP
Reg	Bit	Name	D	escriptio	on				
16	7-6	Reserv	ed R	eserved	, set to	zero.			
16	5-4	NFDLY	í n	ew field	detect o	<b>delay.</b> NTSC f	rame detect de	elay:	
				NFDLY		F	unction		
				00	pixel c	count = 0			
				01	pixel c	count = 1			
				10	pixel c	count = 2			
				11	pixel c	count = 3			
16	3-2	SPGIP	S	PG inpu	t select	. Selects the in	nput to the Syn	c Pulse Gene	rator:
				SPGIP			Input		
				00	Extern	al HSYNC an	d VSYNC		
				01	Digitiz	ed sync (subc	arrier mode)		
				10	TRS v	vords embedd	ed in the D1 da	ata stream	
				11	TRS v	vords embedd	ed in the D2 da	ata stream	
16	1	MSIP				<b>rator input.</b> S Low Pass Filt	et HIGH for ex er.	ternal VIDEO	B reference or
16	0	SMO	S	tate Mac	hine Of	fset. Set HIG	H for a 1H offse	et and LOW fo	or a 0H offset.

Buffered register set 0 (17) Active when BUFFER pin set LOW.

7		6	5	4	3	2	1	0	
SG07 SG06		SG05	SG04	SG03	SG02	SG01	SG00		
Reg	Bit	Name	D	Description					
17	7-0	SG07-0		<b>Msync gain, 8 lsbs.</b> Bottom 8 bits of mixed sync scalar lsb = 1/256					

#### Buffered register set 0 (18) Active when BUFFER pin set LOW.

7		6	5	4	3	2	1	0	
YG07 YG06		YG05	YG04	YG03	YG02	YG01	YG00		
Reg	Bit	Name	C	Description					
18	7-0	YG07-0		<b>Y gain, 8 lsbs.</b> Bottom 8 bits of the luma gain lsb = 1/256					

#### Buffered register set 0 (19) Active when BUFFER pin set LOW.

7		6	5	4	3	2	1	0	
UG07 UG06		UG05	UG04	UG03	UG02	UG01	UG00		
Reg	Bit	Name	Des	Description					
19	7-0	UG07-0		<b>U gain, 8 lsbs.</b> Bottom 8 bits of the U gain lsb = 1/256					

#### Buffered register set 0 (1A) Active when BUFFER pin set LOW.

7		6	5	4	3	2	1	0	
VG07 VG06		VG06	VG05	VG04	VG03	VG02	VG01	VG00	
Reg	Bit	Name	Des	Description					
1A	7-0	VG07-0	-	V gain, 8 lsbs. Bottom 8 bits of the V gain lsb = 1/256					

#### Buffered register set 0 (1B) Active when BUFFER pin set LOW.

7		6 5		4	3	2	1	0			
YG09	G09 YG08		UG010	0 UG09 UG08 Reserved VG09 VG							
Reg	Bit	Name	D	Description							
1B	7-6	YG09-8	3 Y	<b>Y gain, 2 msb.</b> Top 2 bits of the Y gain. msb = 2							
1B	5-3	UG010	-8 U	gain, 3 msbs. 7	op 3 bits of the	e U gain. msb :	= 4				
1B	2	Reserv	ed R	Reserved, set to zero.							
1B	1-0	VG09-8	3 <b>V</b>	V gain, 2 msbs. Top 2 bits of the V gain. msb = 2							

Buffered register set 0 (1C) Active when BUFFER pin set LOW.

7		6	5	4	3	2	1	0	
YOFF	YOFF07 YOFF06 YOFF		YOFF05	YOFF04	YOFF03	YOFF02	YOFF01	YOFF00	
Reg	Bit	Name	De	Description					
1C	7-0	YOFF07-0	) <b>Y</b>	Y offset, 8 lsbs. Bottom 8 bits of luma or RGB offset					

#### Buffered register set 0 (1D) Active when BUFFER pin set LOW.

7		6	5	4	3	2	1	0	
			Reserved			YOFF08	SG09	SG08	
Reg         Bit         Name         Description									
1D	7-3	Reserved	Res	erved, set to a	zero.				
1D	2	YOFF08	Y of	f <b>set, msb.</b> ms	b of YOFF				
1D	1-0	SG09-8	G09-8 Msync gain, 2 msbs. Top 2 bits of mixed sync scalar. msb = 2						

#### Buffered register set 0 (1E) Active when BUFFER pin set LOW.

7		6	5		4	3	2	1	0	
SYSPI	H06	SYSPH05 SYSP		H04	SYSPH03	SYSPH02	SYSPH01	SYSPH00	VAXIS0	
Reg	Bit	Name		Description						
1E	7-1	SYSPH06	-0	7 Isb	s of phase of	fset. Bottom 7	bits of the 15	bit system pha	ise offset	
1E	0	VAXIS0		V axis flip. Flips the sign of the V axis when HIGH.						

#### Buffered register set 0 (1F) Active when BUFFER pin set LOW.

7	7 6 5		5		4	3	2	1	0	
SYSPH014		SYSPH013	SYSPH012		SYSPH011	SYSPH010	SYSPH09	SYSPH08	SYSPH07	
Reg	Bit	Name	[	Desc	ription					
1F	7-0	SYSPH01	4-7 8	3 msbs of phase offset. Top 8 bits of 15 bit system phase offset.						

#### Normalized Subcarrier Frequency (20)

7		6	5		4	3 2 1 0					
FSC	3	FSC <sub>2</sub>	FSC	1	FSC0	Reserved					
Reg	Bit	Name		Desc	Description						
20	7-4	FSC3-0		Bott	om 4 bits of f	sc. Bottom 4 b	its of the 28 bi	t subcarrier SE	ED		
20	3-0	Reserved		Reserved, set to zero.							

#### Normalized Subcarrier Frequency (21)

7	7 6		5	4	3	2	1	0	
FSC	11	FSC10	FSC9	FSC8	FSC7	FSC6	FSC <sub>5</sub>	FSC4	
Reg	Bit	Name	Description						
21	7-0	FSC11-4	Low	Lower 8 bits of fsc. Lower 8 bits of the 28 bit subcarrier SEED					

#### Normalized Subcarrier Frequency (22)

7	7 6		5	4	3	2	1	0		
FSC <sup>2</sup>	19	FSC18	FSC17	FSC16	FSC15	FSC14	FSC13	FSC12		
Reg	Bit	it Name Description								
22	7-0	FSC19-12	Mide	Middle 8 bits of fsc. Middle 8 bits of the 28 bit subcarrier SEED						

#### Normalized Subcarrier Frequency (23)

7	7 6		5	4	3	2	1	0		
FSC	27	FSC26	FSC25	FSC24	FSC23	FSC22	FSC21	FSC20		
Reg	Bit	Name	Des	Description						
23	7-0	FSC27-20	Тор	Top 8 bits of fsc. Top 8 bits of the 28 bit subcarrier SEED						

#### Normalized Subcarrier Frequency (24)

7	'	6	5	4	3	2	1	0			
CLM	PEN	PFLTEN	CLPS	EL1-0	CLPBY		CLPOF <sub>2-0</sub>				
Reg	Bit	Name	Desc	cription							
24	7	DREFSEL	clam by re	p pulse on th gister 24. Wh on of each lin	nce Signal Sele e DREF pin. Th nen LOW the DF ne and LOW dur	e position of th REF pin is HIG	ne clamp pulse H during the a	is controlled			
24	6	PFLTBY			r <b>bypass.</b> When ne comb filter ac						
24	5-4	CLPSEL1	-0 Inter	Internal black level clamp selection.							
			CL	CLMP[1:0] Function							
				00 0	Clamp disabled,	black level se	t to 240				
				01 Clamp disabled, black level set to 256							
					Clamp enabled, use Delayed VIDEOB input as reference						
				11 (	Clamp enabled,	use LPF as re	ference				
24	3	VCLPEN			<b>Iter enable.</b> Wh ical clamp filter i		cal clamp filter	is disabled.			
24	2-0	BAND <sub>2-0</sub>		level is less	<b>nd.</b> When an err than the guard						
			BA	NDS[2:0]		Function					
				000	No guard band						
				001	error value < 2						
				010	error value < 4						
				011 error value < 6							
				100	error value < 8						
				101	error value < 10						
				110	error value < 12						
				111	error value < 15						

#### Normalized Subcarrier Frequency (25)

7		6	5	5 4 3 2 1 0							
	CPDLY7-0										
Reg	Bit	Name	Desc	Description							
25	7-0	CPDLY7-0	the 0	<b>Clamp pulse delay.</b> Controls the number of clock cycles from hsync before the 0.5 $\mu$ Sec clamp pulse is output to the AVOUT pin. This option is only enabled when register 24 bit 7 is set HIGH.							

#### **Output Format Control (26)**

7		6	5	4	3	2	1	0			
	Reserv	ved	LDVIO	OPCKS	DPCEN		DPC				
Reg	Bit	Name	Des	cription							
26	7-6	Reserved	Res	erved, set to z	ero.						
26	5	LDVIO	LD\	LDV clock select. LDV is an output when LOW and an input when HIGH							
26	4	OPCKS		<b>Output clock select.</b> The output data are clocked by the CLOCK pin when LOW and by the LDV pin when HIGH.							
26	3	DPCEN	ena by t	<b>DPC enable.</b> When HIGH on the TMC22153A, the Decoder Product Code is enabled: a value written into DPC determines the decoder product emulated by the TMC22153A. In all other versions of the decoder, DPC is read-only, and returns the code of the particular encoder version installed.							
26	2-0	DPC	Dec	oder product	code						
				PC	Fu	nction					
			00	0 Reserv	/ed						
			00	1 TMC22	2051A						
			01	0 TMC22	2052A						
			01	1 TMC22	2053A						
			10	0 Reserv	/ed						
			10	1 TMC22	TMC22151A						
			11	0 TMC22	2152A						
			11	1 TMC22	2153A						
			Rea	Read/Write in the TMC22153A only. Read-only in all other devices.							

#### Buffered register set 1 (27) Active when BUFFER pin set HIGH.

7		6 5			4	3	2	1	0	
SG1	SG17 SG16		SG15		SG14	SG13	SG1 <sub>2</sub>	SG1 <sub>1</sub>	SG10	
Reg	Bit	Name		Description						
27	7-0	SG17-0		<b>Msync gain, 8 lsbs.</b> Bottom 8 bits of the mixed sync scalar lsb = 1/256						

#### Buffered register set 1 (28) Active when BUFFER pin set HIGH.

7		6 5		4	3	2	1	0		
YG1	YG17 YG16		YG15	5 YG14 YG13 YG12 YG11 YG10						
Reg	Bit	Name	De	Description						
28	7-0	YG17-0		Y gain, 8 lsbs. Bottom 8 bits of the luma gain lsb = 1/256						

Buffered register set 1 (29) Active when BUFFER pin set HIGH.

7		6 5			4	3	2	1	0	
UG1	UG17 UG16		UG15		UG14	UG13	UG1 <sub>2</sub>	UG11	UG10	
Reg	Bit	Name	-	Desc	cription					
29	7-0	UG17-0		<b>U gain, 8 Isbs.</b> Bottom 8 bits of the U gain Isb = 1/256						

#### Buffered register set 1 (2A) Active when BUFFER pin set HIGH.

7		6 5			4	3	2	1	0	
VG1	7	VG16	VG15		VG14	VG13	VG12	VG11	VG10	
Reg	Bit	Name		Description						
2A	7-0	VG17-0		V gain, 8 lsbs. Bottom 8 bits of the V gain lsb = 1/256						

Buffered register set 1 (2B) Active when BUFFER pin set HIGH.

7		6	5		4	3	2	1	0	
YG1	YG19 YG18 UG		UG11	10 UG19 UG18 Reserved VG19 VG18						
Reg	•			Desc	ription					
2B	7-6	YG19-8	19-8Y gain, 2 msbs. Top 2 bits of the Y gain msb = 2							
2B	5-3	UG110-8		<b>U ga</b> msb		op 3 bits of the	U gain.			
2B	2	Reserved	eserved reserved, set to zero							
2B	1-0	VG19-8		V gain, 2 msbs. Top 2 bits of the V gain msb = 2						

#### Buffered register set 1 (2C) Active when BUFFER pin set HIGH.

7		6	5	4	3	2	1	0
YOFF17		YOFF16	YOFF15	YOFF14	YOFF13	YOFF12	YOFF11	YOFF10
Reg	Bit	Name	Des	Description				
2C	7-0	YOFF17-0	Yot	Y offset, 8 lsbs. Bottom 8 bits of luma or RGB offset				

Buffered register set 1 (2D) Active when BUFFER pin set HIGH.

7		6	5	4	1	0				
	1		Reserved	ved YOFF18 SG19 SG1						
Reg	Bit	Name	Des	Description						
2D	7-3	Reserved	Res	erved, set to	zero.					
2D	2	YOFF18	Y of	i <b>set, msb.</b> ms	b of YOFF					
2D         1-0         SG19,8         Msync gain, 2 msbs. Top 2 bits of mmsb = 2					of mixed sync	scalar				

#### Buffered register set 1 (2E) Active when BUFFER pin set HIGH.

7	7 6 5			4	3	2	1	0		
SYSPH16 SYSPH15		SYSPH	H14	SYSPH13	SYSPH12	SYSPH11	SYSPH10	VAXISO		
Reg	Bit	Name		Desc	Description					
2E	7-1	SYSPH16	-0	7 Isbs of phase offset. Bottom 7 bits of the 15 bit system phase offset						
2E	0	VAXIS1		V axis flip. Flips the sign of the V axis when HIGH.						

#### Buffered register set 1 (2F) Active when BUFFER pin set HIGH.

7		6	5		4	3	2	1	0
SYSPH114		SYSPH113	SYSPH112		SYSPH111	SYSPH110	SYSPH19	SYSPH18	SYSPH17
Reg	Bit	Name		Desc	ription				
2F	7-0	SYSPH11	4-7	8 msbs of phase offset. Top 8 bits of 15 bit s				stem phase off	set.

### Video Measurement (30)

7	'	6	5	4	3	2	1	0	
Rese	rved	LGF	LGEN	LGEXT	RESERVED	PGG	PGEN	PGEXT	
Reg	Bit	Name	Des	cription					
30	7	Reserved	Res	erved, set to a	zero.				
30	6	LGF			t HIGH when th another line ca		grabbed a line	e, and must be	
30	5	LGEN	contents of the line store, at the programmed line and field count. The phase and frequency of the frozen line are also stored from the DRS, and are continually used to reset the DDS, once per line, until LGF is set LOW. Whe LGEN is LOW, the line freeze is disabled, the internal loops operate normal and the line grab signal is used only to gate the pixel grab.						
30	4	LGEXT			<b>ble.</b> The SET pi e internal line o				
30	3	Reserved	Res	erved, set to a	zero.				
30	2	PGG	<b>Pixel grab gate.</b> When HIGH the pixel grab is gated by the field and lir signals to enable one pixel per four fields in NTSC and 8 field in PAL grabbed. This function is disabled if PGEN is set LOW.						
30	1	PGEN	mixe and prog	ed sync and lur (R-Y) color dif rammed pixel	When HIGH t ma data after th ference signals grab number. \ and the pixel gr	ne comb filter, are grabbed o When LOW the	and the demo once every line e contents of the	dulated (B-Y) at the	
30	0	PGEXT			able. The SET e internal pixel				

#### Video Measurement (31)

7		6	5	4	3	2	1	0	
PG7		PG <sub>6</sub>	PG5	PG4	PG3	PG <sub>2</sub>	PG1	PG <sub>0</sub>	
Reg	Bit	Name	Des	Description					
31	7-0	PG7-0	Pixe	Pixel grab, 8 lsbs. Bottom 8 bits of the pixel grab.					

#### Video Measurement (32)

7		6	5	4	3	2	1	0	
LG	7	LG <sub>6</sub>	LG <sub>5</sub>	LG4	LG3	LG <sub>2</sub>	LG1	LG <sub>0</sub>	
Reg	Bit	Name	Des	Description					
32	7-0	LG7-0	Line	Line grab, 8 lsbs. Bottom 8 bits of the line grab.					

#### Video Measurement (33)

7		6	5	4	3	2	1	0		
Reser	ved		FG	LG8 PG10 PG9 PG8						
Reg	Bit	Name	Des	Description						
33	7	Reserved Reserved.								
33	6-4	FG	Field	d grab numbe	grab number. Field grab number					
33	3	LG8	LG8 Msb of line grab. msb of line grab							
33	2-0	PG <sub>10-8</sub> <b>Pixel grab, 3 msbs.</b> 3 msbs of pixel grab								

#### Registers 34-3C are Read-Only

### Register (34)

7		6	5	4	3	2	1	0	
GY	9	GY8	GY7	GY <sub>6</sub>	GY5	GY4	GY3	GY2	
Reg	Bit	Name	Des	Description					
34	7-0	GY9-2	G/Y	G/Y grab, 8 msbs. Top 8 bits of the "grabbed" G/Y data					

#### Register (35)

7		6	5	4	3	2	1	0	
BUg	9	BU8	BU7	BU6	BU5	BU4	BU3	BU2	
Reg	Bit	Name	Dese	Description					
35	7-0	BU9-2	B/U	B/U grab, 8 msbs. Top 8 bits of the "grabbed" B/U data					

#### Register (36)

7		6	5	4	3	2	1	0	
RV	9	RV8	RV7	RV6	RV5	RV4	RV3	RV2	
Reg	Bit	Name	Des	Description					
36	7-0	RV9-2	R/V	R/V grab, 8 msbs. Top 8 bits of the "grabbed" R/V data					

#### Register (37)

7	7 6		5	4	3	2	1	0		
	Reserved		GY1	1 GY0 BU1 BU0 RV1 RV0						
Reg	Reg Bit Name		1	Description						
37	7-6	Reserved	F	Reserved.						
37	5-4	GY1-0	(	G/Y grab, 2 lsbs. Bottom two bits of G/Y data						
37	3-2	BU <sub>1-0</sub>	E	B/U grab, 2 Isbs. Bottom two bits of B/U data						
37	7 1-0 RV1-0		F	R/V grab, 2 lsbs. Bottom two bits of R/V data						

Register (38)

7		6	5	4	3	2	1	0	
Y9	Y9		¥7	Y <sub>6</sub>	Y5	Y4	Y <sub>3</sub>	Y2	
Reg	Bit	Name	Dese	Description					
38	7-0	Y9-2	Lum	Luma grab, 8 msbs. Top 8 bits of the "grabbed" luma data after YPROC					

### Register (39)

7		6	5		4	3	2	1	0
M9	)	M8	M7		M6	M5	M4	M3	M2
Reg	Bit	Name		Desc	ription				
39	7-0	M9-2		Msyı YPR		<b>bs.</b> Top 8 bits	of the "grabbe	d" mixed sync	data after

### Register (3A)

7		6	5	4	3	2	1	0	
U9 U8		U8	U7	U6	U5	U4	U3	U2	
Reg	Bit	Name	Des	Description					
3A	7-0	U9-2	U gr	U grab, 8 msbs. Top 8 bits of the "grabbed" U data					

#### Register (3B)

7		6	5	4	3	2	1	0	
V9		V8	V7	V6	V5	V4	V3	V2	
Reg	Bit	Name	Des	Description					
3B	7-0	V9-2	V g	/ grab, 8 msbs. Top 8 bits of the "grabbed" V data					

### Register (3C)

7		6	5	4	3	2	1	0		
Y1		Y0	M1	M0 U1 U0 V1 V0						
Reg	Bit Name			Description						
3C	7-6	Y1-0	Luma grab, 2 lsbs. Bottom 2 bits of luma data							
3C	5-4	M1-0	Ms	/nc grab, 2 lsb	s. Bottom 2 bit	ts of mixed syn	ic data			
3C	3-2	U <sub>1-0</sub> U grab, 2 lsbs. Bottom 2 bits of U c				J data				
3C	1-0	V1-0	V1-0 V grab, 2 lsbs. Bottom 2 bits of V data							

### Test Control (3D-3E)

7		6	5	4	3	2	1	0		
	TEST									
Reg	Reg Bit Name Description									
3D-3E	7-0	TEST	Must	Must be set to zero. Auto increment stops at 3F						

### Test Control (3F)

7	'	6	5	4	3	2	1	0		
VBI	Г20	PEDDIS	CCDEN	5 CCDEN4	CCDEN <sub>3</sub>	CCDEN <sub>2</sub>	CCDEN1	CCDEN <sub>0</sub>		
Reg	Bit	Name	D	Description						
3F	7	VBIT20	e	<b>VBIT20 enable.</b> When HIGH the V bit within embedded TRS words is extended through line 20 for NTSC. When LOW, this V bit is HIGH up to lin 16 for NTSC. The PAL operation is unaffected by this register bit.						
3F	6	PEDDIS		edestal disable. D = 00 to 06, line			removed from	lines with		
3F	5	CCDEN5	0	<b>Closed caption data enable 5.</b> When HIGH, enables NTSC line 21 field 0 or PAL line 22 field 0 to be passed 'FLAT', through the decoder, on the luminance channel and the pedestal removal will be disabled.						
3F	4	CCDEN4	0	<b>Closed caption data enable 4.</b> When HIGH, enables NTSC line 22 field 0 or PAL line 23 field 0 to be passed 'FLAT', through the decoder, on the luminance channel and the pedestal removal will be disabled.						
3F	3	CCDEN <sub>3</sub>	0	losed caption da PAL line 24 field minance channe	l 0 to be passe	d 'FLAT', throu	ugh the decode	er, on the		
3F	2	CCDEN2	0	losed caption da PAL line 334 fie minance channe	ld 1 to be pass	ed 'FLAT', thro	ough the decod			
3F	1	CCDEN1	0	<b>Closed caption data enable 1.</b> When HIGH, enables NTSC line 284 field 1 or PAL line 335 field 1 to be passed 'FLAT', through the decoder, on the luminance channel and the pedestal removal will be disabled.						
3F	0	CCDEN <sub>0</sub>	0	losed caption da PAL line 336 fie minance channe	ld 1 to be pass	ed 'FLAT', thro	ough the deco			

### Status - Read Only (40)

7		6	5	4	3	2	1	0	
DDSPH									
Reg	Bit	Name	Desc	Description					
40	7-0	DDSPH	DDS		<b>s.</b> The top 8 bi	ts of the sine d	ata generated	in the internal	

# Control Register Definitions (continued)

# Status - Read Only (41)

7		6	5	4	3	2	1	0			
LINE	ST	BGST	VACT2	PALODD	VFLY	FGRAB	LGRAB	PGRAB			
Reg	Bit	Name	Des	Description							
41	7	LINEST	Pixe	l count reset.	Pixel count re	set					
41	6	BGST	Star	Start of burst gate. Start of burst gate							
41	5	VACT2	Half	Half line flag. Half line flag							
41	4	PALODD	PAL	PAL Ident. PAL Ident (low on NTSC lines)							
41	3	VFLY	Vert	ical count res	et. Vertical cou	unt reset					
41	2	FGRAB	Field	Field grab. Field grab							
41	1	LGRAB	Line	Line grab. Line grab							
41	0	PGRAB	Pixel grab. Pixel grab								

# Status - Read Only (42)

7		6	5	4	3	2	1	0		
FLC	)	VBLK	HBLK	LID						
Reg	Bit	Name	De	Description						
42	7	FLD	Fi€	ld flag (F in D1	output). Field	flag (F in D1 c	output)			
42	6	VBLK	Ve	rtical blanking	(V in D1 outpu	ut). Vertical bla	nking (V in D1	l output)		
42	5	HBLK	Но	Horizontal blanking (H in D1 output). Horizontal blanking (H in D1 outp						
42	4-0	LID	Lir	Line identification. Line identification						

# Status - Read Only (43)

7		6	5		4	3	2	1	0		
YG	C	YGU UBC		)	UBU VRO VRU Reserved						
Reg	Bit	Name		Description							
43	7	YGO		Y/G	overflow. Y/G	overflow					
43	6	YGU		Y/G underflow. Y/G underflow							
43	5	UBO		CB/B overflow. CB/B overflow							
43	4	UBU		CB/B underflow. CB/B underflow							
43	3	VRO		CR/R overflow. CR/R overflow							
43	2	VRU		CR/R underflow. CR/R underflow							
43	1-0	Reserved		Rese	erved.						

# Control Register Definitions (continued)

# Status - Read Only (44)

7		6	5 4 3 2 1 0						
MO	NO	FPERR							
Reg	Bit	Name	Desc	Description					
44	7	MONO		<b>Color kill flag.</b> High when burst detected and LOW when monochrome signal is detected.					
44	6-0	FPERR		uency/Phase . Reported on	error. Top 7 b ce per line.	its of the modu	lo two pi frequ	ency or phase	

# Status - Read Only (45)

7		6	5	4	3	2	1	0	
			DRS						
Reg	Bit	Name	Description						
45	7-0	DRS	DRS	DRS signal. The 8-bit Decoder Reference Signal.					

# Status - Read Only (46)

7		6	5	4	3	2	1	0	
	·		PARTID						
Reg	Bit	Name	Name Description						
46	7-0	PARTID	Part CDh	family ID. Rea	ads back the 8	-bit part ID nur	nber. Read-on	lly. Returns	

# Status - Read Only (47)

7	'	6	5		4	3	2	1	0
	REVID								
Reg	Reg Bit Name Description								
47	7-0	REVID	Rec	oder r	evision I	number.			
			R	EVID	TMC22	x5y Revision	TMC22x5y	A Revision	
				05		F			
				06		G			
				10 A					
				11 B					
				11				В	

# Control Register Definitions (continued)

# Status - Read Only (48-4A)

7	6	5	4	3	2	1	0
	Reserved						

# Status - Read Only (4B)

7		6	5	4	3	2	1	0			
PKIL	Ī.	CFS	TAT								
Reg	Bit	Name	Desc	Description							
4B	7	PKILL	Phas	se kill from co	omb fail. Phas	e kill from com	o fail.				
4B	6-5	CFSTAT	Com	b filter status	. Comb filter s	status.					
			CFS	STAT	S						
			(	00 3 tap c	omb						
			(	01 3 tap [	ower] comb						
				10 3-tap [	upper] comb						
				11 2 tap comb							
40	1.0	VOD									
4B	4-0	XOP	XLU	XLUT output. XLUT output.							

# Status - Read Only (4C-FF)

7		6	5	4	3	2	1	0
			Reserved					
Reg	Bit	Name	me Description					
4C-FF	7-0	Reserved	Rese	Reserved.				

# **Decoder Introduction**

All composite video decoders perform fundamentally the same operation. The first stage is to separate the luminance and chrominance. The second stage is to lock the internally generated sine and cosine waveforms to the burst on the decoded chrominance signal, demodulate, and then filter the chrominance signal to produce the color difference signals. The last stage either scales the luminance and color difference signals, or converts them into red, green, and blue component video signals. These three stages are shown in Figure 3.

The complete separation of composite video signals into pure luminance (luma) and chrominance (chroma) signals is practically impossible, especially when the input source contains intraframe motion. Therefore, the luminance (luma) signal will generally contain some high frequency chrominance, termed *cross luma*, and the chroma signal will contains some of the high frequency luma signal, centered around the subcarrier frequency, termed *cross color*. The degree of cross luma and cross color is directly proportional to the filter used for the YC separation, the picture content, and the complexity of any post processing of the decoded signals.





Figure 3. Fundamental Decoder Block Diagram

# YC Separation

The relationship between the chrominance and luminance bandwidths is shown for both PAL and NTSC in Figure 4, wherein the shaded area denotes the part of the composite video frequency spectrum shared by both the chrominance and high frequency luminance signals.

# The *Luma Notch and Chroma Bandpass* Technique for YC Separation

The simplest method of separating these chrominance and luminance signals, is to assume the chroma bandwidth is limited to a few hundred kilohertz around the subcarrier frequency. In this case a notch filter designed to remove just these frequencies from the composite video frequency spectrum provides the luma signal, while a bandpass filter








Figure 5. Examples of Notch and Bandpass Filters

centered at the subcarrier frequency produces the chroma signal. This simple technique works well in pictures containing large flat areas of color, however this is rarely the case. If, as is generally true, the picture contains high frequency luma and chroma transitions, for example herring bone suit jackets, branches of trees, text, etc., cross color and cross luma artifacts are evident.


The presence of cross color or cross luma is generally acceptable when viewing the decoded picture on a monitor from several feet, as would be the case in most homes on commercial television sets. However, these artifacts become increasingly difficult to process, or ignore, when the image is to be compressed or manipulated. In these cases more sophisticated methods of separating the luma and chroma signals, such as frame, field, or line based comb filter decoders, are required.

Another important disadvantage of the "luma notch filter and bandpass chroma" technique is that once a notch filter has been used on the luminance channel this portion of the luminance frequency spectrum is lost. This effect becomes increasingly objectionable if the decoder component outputs are subsequently re-encoded into a composite video signal.

#### **Comb Filter Architectures for YC Separation**

A comb filter uses the relationship between the number of subcarrier cycles per line period, to cancel the chrominance signal over multiple line periods. This is shown for an NTSC two line comb filter in Figure 6. In NTSC there a 227.5 subcarrier cycles per line period, therefore the subcarrier can be canceled by simply adding two consecutive field scan lines. In PAL(B/I/ etc.) there are 283.7516 subcarrier cycles per line period, ignoring the 0.0016 cycle advance caused by the 25Hz offset, the PAL subcarrier can be canceled by adding the first and third line of three consecutive field scan lines. Due to the 270 degree advance, it is not possible to use information from consecutive field lines without adding a PAL modifier. A PAL modifier produces a 90 degree phase shift in the chrominance signal by multiplying the chrominance signal by a signal at two times the subcarrier frequency that is phased locked to the subcarrier burst reference in the composite video waveform. In addition the PAL modifier inverts

the V component of the chrominance signal. This document refers to line based comb decoders when discussing decoders that use inputs from sequential scan lines, i.e. lines from the same field, field based comb decoders when describing decoders that use inputs from sequential fields, and finally frame based comb decoders when examining decoders that use inputs from sequential frames.



#### Figure 6.

#### **Composite Line-Based Comb Decoders**

The phase relationship of the quadrature modulated chrominance signal can also be represented as in Figure 7. The three line comb based decoder is clearly biased towards 1H which illustrates the inherent one line delay through a 3 line comb, while a two line comb based decoder is biased towards 0H. In the following discussions a flat color represents video of constant luma and chroma magnitude and phase.

In NTSC, adding two adjacent lines of flat color will cancel the chroma and leave the luma whereas subtracting two lines of flat color will cancel the luma and leave the chroma. In a 3 line comb filter the flat color on 0H and 2H is added to provide the flat color average before adding or subtracting from 1H.

In PAL, adding the flat color from 0H and 2H will cancel the chroma and leave the luma while subtracting the flat color from 0H and 2H will cancel the luma and leave the chroma. However, chroma generated in this manner has no simple phase relationship to the chroma on 1H. Therefore normally 0H and 2H are added together to produce the average luma across 3 lines and this is then subtracted from 1H to produce the combed chroma.




Figure 7. Chrominance Vector Rotation in PAL and NTSC

#### YC Line-Based Comb Filters

The luminance and chrominance signals, are by definition, already separated for YC inputs. However, if the original source was composite, there is a distinct possibility that there is some residual luminance (cross color) in the chrominance signal and some residual chrominance (cross luma) in the luminance signal. It is therefore legitimate to treat these signals as if they were simply the output from bandsplit filters and process the luma and chroma signals accordingly.

#### **D1 Line-Based Comb Filters**

A D1 data stream consists of multiplexed Y, CB and CR component data. If the original source was composite there maybe luminance (cross color) in CBCR and chrominance (cross luma) in Y. In the first case any luminance that was passed through a demodulator along with the chroma to produce the baseband CBCR color difference signals would have the same characteristics as chroma. That is to say, the cross color would advance by 180° every line in NTSC and every 2 lines in PAL. It is therefore possible to remove this cross color in a comb filter. In the latter case any chrominance that is still in the Y data can obviously be removed in a comb filter as well.

The original source for the D1 signal could also have been computer graphics. In this case, the comb filter can be used to remove the picture flicker and convert the output to RGB.

# NTSC Frame and Field Based Decoders

#### **Composite Frame-Based Comb Filters**

In NTSC the chrominance vectors advance by 180 degrees every line, therefore after 525 lines the 2 adjacent frame lines 0H and FR0H and the two consecutive field lines FR0H and FR1H are 180 degrees apart. The flat color on FR0H and FR1H can be added or subtracted to provide the luminance or chrominance to subtract from 0H.




Figure 8. Chrominance Vector Rotation Over 4 Fields in NTSC

## **Composite Field-Based Comb Filters**

In NTSC field based comb decoders, there is an external delay of 263 lines, therefore the 2 adjacent picture lines 0H and F0H and the two consecutive field lines F0H and F1H are 180 degrees apart. The flat color on F0H and F1H can be added or subtracted to provide the luminance or chrominance to subtract from 0H.

# PAL Field Decoders

#### Composite, PAL Field Comb Filters

In PAL field based comb decoders, there is an external delay of 312 lines, therefore the 2 adjacent picture lines 0H and F0H are 180 degrees apart. In fields 5, 6, 7, and 8 the U and V vectors are 180 degrees advanced from fields 1, 2, 3, and 4.




Figure 9. Chrominance Vector Rotation Over 4 Fields in PAL

# The TMC22x5yA Comb Filter Architecture

The TMC22x5yA, when implementing a line based comb filter, has a core architecture as shown in Figure 10. The concept of the complementary bandsplit filter is also observed in the complementary comb filter architecture. It is therefore possible to adapt between the complementary comb filter and bandsplit filter without throwing away any of the original composite video frequency spectrum.

The first step in the complementary comb filter is to separate the high frequency luminance from the chrominance signal. This combed high frequency luma signal is shown as *YCOMB* in Figure 10. The second step is to produce an array of comb filter error signals that indicate the degree of confidence that the *YCOMB* signal is just the high frequency luma and not a combination of high frequency luma and chroma smeared over the number of lines used in the comb filter. The signal representing this degree of confidence is termed "K" in Figure 10. The last step is to provide a complementary cross fade between the *YCOMB* signal and the output of the complementary bandsplit filter, shown as *SIMPLE* in Figure 10. The *FLAT* signal is simply a delayed version of the input to the comb filter, therefore the sum of *Output1* and *Output2* will always be equal to the *FLAT* video input.

The TMC22x53A comb filter architecture has three taps. These taps are three consecutive field lines in a line based comb, three consecutive picture lines in a field based comb, or lines that are one frame and one field line apart in the frame based comb. In addition to these different inputs to the comb filter, NTSC and PAL video signals comb over different taps in different architectures, as described in the comb filter introduction.

The total internal pipeline latency is 1H + 40 pixels for 3 line comb filters, for all other comb filter and simple decoder architectures the pipeline latency is 40 pixels.




Figure 10. TMC22x5yA Line Based Comb Filter Architecture

# TMC22x5yA Functional Description

#### Input Processor

The input processor selects between the two external video sources on VIDEO A and VIDEO B. If the TRS stripper or GRS stacker is active, then the user must select the input with either the GRS (in genlock mode) or with the embedded TRS words as output VA. If the input data are separate luma and chroma or Y and C<sub>B</sub>C<sub>R</sub> data the input processor must be programmed to put the chrominance or C<sub>B</sub>C<sub>R</sub> onto output VB and the luminance or Y onto VA.

To ensure that the chrominance data or the C<sub>B</sub>C<sub>R</sub> data are in two's complement arithmetic format, the register bit MSBI inverts the msb of the DB input. For composite inputs, the IPCMSB register bit should be set LOW, as the ABMUX register bit is used to select the input(s) to the comb filter.

# **Bandsplit Filter (BSF)**

In its simple mode of operation, the TMC22x5yA uses a complementary bandsplit filter, instead of a notch filter for the luma and a bandpass for the chroma. The notch and bandpass filter technique, removes frequency bands from the composite video spectrum which can never be retrieved. The complementary bandsplit filter technique, shown in Figure 12, allows the decoded component video signals to be re-encoded into a composite video spectrum.




Figure 12. Complementary Bandsplit Filter

The complementary bandsplit filter separates the base band composite video into two bands by passing it through a low pass filter and subtracting the low pass (luma) data from the composite video to produce the high pass (chroma) data. As the base bandwidths and subcarrier frequencies of the different NTSC and PAL video formats are so different, and the decoder has to be capable of working over a large frequency range, it is necessary to provide two low pass filters. These filters are selectable by the BSFSEL register bit and are independent of the video standard. A comparison of the different data rates to normalized subcarrier frequencies is provided in Table 2.

The complementary bandsplit low pass frequency response is shown in Figure 13 and Figure 14.




Figure 11. Input Processor

65-22×5y-55

0.15




Figure 13. Bandsplit Filter, Full Frequency Response




Pixel Rate (MHz)	F <sub>sc</sub> (MHz)	Normalized F <sub>sc</sub>	Comments
12.27	3.57954545	0.2917	NTSC square pixel rate
13.50	3.57954545	0.2652	NTSC D1 pixel rate
13.50	4.43361875	0.3284	PAL-I D1 pixel rate
14.32	3.57954545	0.2500	NTSC four times subcarrier (D2/D3)
14.75	4.43361875	0.3006	PAL-I square pixel rate
15.00	4.43361875	0.2956	PAL-I square pixel rate
17.73	4.43361875	0.2500	PAL-I four times subcarrier (D2/D3)
13.5	3.57561149	0.2649	PAL-M D1 pixel rate
13.5	3.58205625	0.2653	PAL-N D1 pixel rate
14.30	3.57561149	0.2500	PAL-M four times subcarrier (D2/D3)

Table 2. Normalized Subcarrier Frequency as a Function of Pixel Data Rates

## **Comb Filter Input**

The inputs to the comb filter are selected from either the high frequency outputs of the bandsplit filters, if using a chroma comb filter, or the full composite waveforms when implementing a luma comb. The two sets of high and low frequency signals from the bandsplit filters are used for both the luma and chroma *SIMPLE* signals, and in the generation of the comb fail signals. These signals are denoted xHL, xHH, and xHF where L denotes the low frequency portion of the signal, H the high frequency portion of the signal and F the full frequency spectrum of the input signal from line x; and are shown in Figure 15.





The primary and secondary inputs are selected within the input processor. The primary input is normally the undelayed composite video signal in line, field, and frame based comb filters or either the luma or chroma channel when processing YC or D1 signals. The secondary provides the field or frame delayed composite input for field and frame based comb filters and the chroma or luma channel when processing YC or D1 signals.

When implementing a line based comb filter the outputs of 1H bandsplit filter, ie 1HH, 1HL, are delayed through the second line store, LSTORE2. The number of bits delayed is dependent upon the type of comb filter being implemented. For chroma comb filters all the bits of the 1HH signal are delayed, as this information supplies the outer tap of the chroma comb filter, while only the upper bits of 1HL are delayed as this data is used only in the generation of the

luma error signals. In the case of luma combs an equal number of bits of the 1HH and 1HL signals are delayed and summed together to produce the 2HF signal for the outer tap of the luma comb filter. The configuration of LSTORE2 is determined by the SPLIT register bit.

It is important to note that when implementing a field or frame based comb filter the secondary input must be selected by setting the LSIN register bit HIGH, and the first line store, LSTORE1, must be bypassed by setting the LS1BY register bit HIGH.

For YC and D1 processing the secondary input bypasses the comb filter completely and provides the VIDEOB signal input the 3:1 multiplexer used to select the FLAT signal, see Figure 16.

## **Adaptive Comb Filter**

The IPCF[1:0] register bits select the inputs to the adaptive comb filter, this would normally be xHH for chroma combs, xHF for luma combs, and xHL if the luminance signal was to be sampled dropped on the output of the TMC22x5yA. The Gaussian filters in the sample drop mode already limit the chrominance bandwidth to 1.3MHz allowing a [2:1:1] data format on the output, with the luminance signal having been vertically filtered by a fixed 3 line comb filter.

The SIMP selection bit is an internally generated signal based upon the comb filter selected. If a 3 line chroma, luma, or D1 comb filter is selected, due to the internal 1H delay inherent with this type of comb filter, the 1HL and 1HH signals are selected for the respective luma and chroma *SIMPLE* data signals. When any other type of comb filter is selected 0HL and 0HH are selected.

The DLYF selection bit is also internally generated from the type of comb filter selected and whether or not the input is in either the YC or Y & CbCr (ie D1 input) data formats. The

*VIDEOB* data is always selected when the YCCOMP register bit is HIGH, ie for YC inputs. The selection of 1HF or 0HF depends upon the SIMP selection bit only when the YCCOMP register bit is LOW. Therefore, when YCCOMP is LOW and 0Hx is selected by SIMP then 0HF is selected for the *FLAT* signal, and when 1Hx is selected by SIMP then 1HF is selected for the *FLAT* signal. This ensures that the *FLAT* and *SIMPLE* data selected for any comb filter is delayed by the same amount as the data processed through the comb filter to produce the *COMB* output.

The final selection is the output required for the combed luminance and chrominance data. The output selection can be *SIMPLE*, *COMB*, *FLAT-COMB*, or *FLAT*. Generally *COMB* is selected based upon whether a luma or chroma comb was selected and the complementary output selects *FLAT-COMB*. In the YC and Y & CbCr data modes the *FLAT* signal selects the secondary data and *SIMPLE* or *COMB* can be used to select the primary signal. In these modes the bandsplit filter can be bypassed or used to remove low frequency noise from the chrominance signal if chroma was selected as the primary signal.




Figure 16. Signal Flow Around the Adaptive Comb Filter.

The comb filter architecture performs chrominance or luminance comb filtering on PAL or NTSC video signals, by implementing one of sixteen independent chroma and luma comb filter algorithms. The highest level of the adaptive comb filter configuration is determined by the STA[3:0] register bits as shown in Table 3.

#### **Table 3. Comb Filter Architecture**

STA[3:0]	Comb Filter Description
0	YC or Composite, PAL or NTSC, 3 line comb
1	YC or Composite, NTSC, 3 line comb (0H & 1H)
2	YC or Composite, NTSC, 3 line comb (1H & 2H)
3	YC or Composite, NTSC, 2 line comb (0H & 1H)
4	YC or Composite, NTSC, (2 line) field comb
5	YC or Composite, NTSC or PAL, field comb
6	YC or Composite, NTSC, (2 line) frame comb
7	YC or Composite, NTSC, frame comb
8	D1, Y or CBCR, 3 line comb
9	D1, Y or CBCR, 3 line comb (0H & 1H)
10	D1, Y or $C_BC_R$ , 3 line comb (1H & 2H)
11	D1, Y or CBCR, 3 line comb (0H & 2H)
12	D1, Y or $C_BC_R$ , (2 line) field comb
13	D1, Y or CBCR, field or 2 line comb (0H & 1H)
14	D1, Y or CBCR, (2 line) frame comb
15	D1, Y or C <sub>B</sub> C <sub>R</sub> , Frame

The *COMB* signal can be produced in two ways. The first method uses the comb fail detection circuits to select one of

several comb filter architectures. These comb filter architectures weight the three lines by varying degrees depending upon the degree of picture correlation between the inputs to the comb filter. The simple example in Table 4 shows how this process works, in which upper denotes error comparisons between the two lines stores and lower denotes error comparisons between the input and the first line store. The OH, 1H, and 2H terms used in the mathematical description of the comb filter selection refer to the position with respect to the internal line stores. The OH term is the undelayed input, 1H is the output of line store 1, and 2H is the output of line store 2.

In this example a 3 line comb is implemented when in the flat areas of blue or yellow. However, when a difference between the inputs is detected the 3 line comb filter adapts to the 2 line comb filter whose inputs have the smallest difference. This illustrated on line n+4, at which time the comb filter adapts to inputs from 1H (blue) and 2H (blue) and ignores the 0H (yellow) inputs. In cases where there is a difference between all inputs to the comb filter, a 3 line comb filter is selected and the highest set of comb fail signals are sent to the XLUT input logic.

This technique would work well if pictures only contained vertical transitions, which is obviously not the case. Therefore the weighting of these comb filter taps, (0H, 1H, and 2H), are rarely just the simple ratios shown in Table 4. It is worth noting that comb filters that use an even number of lines in the comb filter architecture produce chrominance and luminance signals that are vertically offset by one picture line, i.e. in the middle of the even number of lines used in the comb filter input. While comb filters that use an odd number of lines, in the comb filter architecture, the chrominance and luminance produced is referenced to the center, i.e. the middle line, of the comb filter. This approach can consequentially cause aliasing in decoding composite video signals containing high frequency diagonal transitions. The FAST register bit, when set LOW, filters the comb filter selection to decrease the sensitivity of the adaption algorithm. The second method completely disables the adaption between different comb filters, by setting the ADAPT[1:0] register bits accordingly, see Table 5.

			Error signals					
Line no.	Input col- or	upper luma	upper sat.	upper hue	lower Iuma	lower sat.	lower hue	Comb filter selection
n+6	blue	х	х	х	х	х	х	unknown without line n+7
n+5	blue	0	0	0	0	0	0	[0H/4] + [1H/2] + [2H/4]
n+4	blue	0	0	0	>0	0	180	[0] + [1H/2] + [2H/2]
n+3	yellow	>0	0	180	0	0	0	[0H/2] + [1H/2] + [0]
n+2	yellow	0	0	0	0	0	0	[0H/4] + [1H/2] + [2H/4]
n+1	yellow	0	0	0	>0	>0	>0	[0] + [1H/2] + [2H/2]
n	black	х	х	х	х	х	х	unknown without line n-1

In either of these methods, the "*K*" signal can be used to cross fade between the *YCOMB* and the *SIMPLE* bandsplit signals. The resulting comb filter equation can be expressed as:

Combed Luma = Simple + (K \* Combed High Frequency Luma)

Combed Chroma = Simple - (K \* Combed High Frequency Luma)

In the case of the chroma comb, the weighted combed high frequency luma is subtracted from the *SIMPLE* high pass filter output to produce the combed chroma signal, and for luma comb filters the weighted combed high frequency luma is added to the *SIMPLE* low pass filter output to provide the combed luminance signal.

# **Comb Fails**

The inputs to the comb filter are monitored to detect discontinuities that would cause the comb filter operation to fail. Whenever a significant failure is predicted, the comb filter architecture is modified and an error signal proportional to the discontinuity is produced. For flat areas of color, it is a relatively simple to produce an error signal that switches between the outputs of the comb filter and the simple band split filter without visibly softening the picture horizontally or vertically. However, as horizontal frequencies increase during vertical transitions, so the decision for switching between the comb and simple bandsplit decoder becomes more complex.

A line based comb filter can separate the luma and chroma signals from line repetitive composite video signals, with no loss of luma or chroma bandwidth. However, if there is a vertical transition, i.e. a change from one scan line to the next, as shown for a NTSC two line comb in Figure 17, a *comb fail* occurs. The comb fail shown in Figure 17, clearly illustrates the resulting vertical smearing of the luma and chroma signals.

In addition to the smearing, the resulting phase of the chrominance signal with respect to the burst can cause hue


errors in the demodulated picture. In this example, the chrominance signal would be demodulated with a 180 degree phase error. Unlike the "simple" decoder technique any errors in the comb filter decoding produce components that if re-encoded will never reproduce the original composite video waveform. It is therefore imperative that the number and magnitude of comb fails be kept to its absolute minimum. This is not possible with non-adaptive comb filter architectures, and all vertical and diagonal transitions in the picture will cause irreversible picture degradation. For this reason, all the TMC22x5yA comb filter decoders implement an adaptive comb filter architecture.

To aid in this decision making process, comprehensive comb fail signals are generated and fed to a user-programmable lookup table (XLUT). The output of the lookup table provides the control for the cross fade between the comb and simple bandsplit decoder.

# **Comb Fail Detection**

The traditional approach of using the low frequency data to look for vertical luma transitions, and rectifying the high frequency data to estimate vertical transitions in the chroma provides adequate comb fail detection. However, chroma signals that are equal in magnitude but 180 degrees apart in phase, which can also have a small difference in luma level, for example green and magenta, can produce undetected comb fails in the comb filter output.

To overcome problems with simpler comb fail measurement techniques, the TMC22x5yA generates an array of patented comb fail and comb filter control signals. To produce these signals each input to the comb filter is passed through a simple bandsplit decoder. This provides a luma signal from the low frequency portion of the comb filter input, and the hue (phase) and saturation (magnitude) from the high frequency portion of the comb filter used to generate the *YCOMB* signal and to provide the cross fade control signal "*K*". The "*K*" signal can be weighted within the XLUT lookup table, allowing the user to tailor the comb filter response to their system requirements.



# **Generation of the Comb Fail Signals**

## Luma Error Signals

The signals from the 3 low pass filters, OHL, 1HL, and 2HL are subtracted from one another to produce an error signal proportional to the luma comb fail. The resulting signals (0HL - 1HL), produces *LYE*, and either (1HL - 2HL) in NTSC or (0HL - 2HL) in PAL produces *UYE*. The *LYE* and *UYE* luma error signals are rectified if negative. In cases where the luminance component is constant, the error will be zero. Where the luminance goes from black to white over 2 lines, the error signal will go to its maximum value.

The luma error signals can be doubled to facilitate inputs with low picture levels by setting the YESG register bit HIGH. The resulting signal is clipped to ensure no overflow occurs

# **Hue and Saturation Error Signals**

In the past, comb decoders have relied upon comparing the difference in chroma magnitude between two lines to determine a comb fail. In fact, this chroma signal is normally the output of the high-pass or band-pass filter, and therefore contains all the high frequency luminance information as well. As this signal was never demodulated, the sign bit was immaterial and was used only to rectify the chroma signal. This allowed chroma signals which where equal in magnitude but opposite in phase, and high frequency luminance signals, to fool the comb fail circuit.

The TMC22x5yA uses a new, innovative approach to overcome this problem. To detect comb failures in the highfrequency portion of the video signal the outputs from the three high-pass filters, 0HH, 1HH, and 2HH, are passed through simple demodulators. The outputs from which provide the phase and magnitude of the in-phase and quadrature components of the high frequency data. These components are compared to determine the difference in phase and magnitude between 0H & 1H in all configurations, *LME* and *LPE*, and between 1H & 2H in NTSC or 0H & 2H in PAL, *UME* and *UPE*. The magnitude error signals can be doubled to facilitate inputs with low picture levels by setting the CESG register bit HIGH. The doubled magnitude error signals are limited to ensure no overflow occurs.

The algorithm used to separate the quadrature components depends upon the relationship between the normalized subcarrier frequency and the number of pixels per line. This algorithm is preset for either a NTSC/M or PAL/I subcarrier frequency and a pixel data rate of 13.5MHz. It is therefore necessary to compensate for other pixel data rates by selecting the appropriate default using the CEST[1:0] register bits.

# **Picture Correlation**

The degree of picture correlation depends upon the differences between the *UYE*, *UME*, and *UPE* upper error signals and the *LYE*, *LME*, and *LPE* lower error signals, and is measured as a percentage of full scale error. In flat fields of color you would have 0% error in picture correlation, however in sharp vertical transitions say between yellow and blue you would have large % errors between *UYE* and *LYE* and between *UPE* and *LPE*, while there would be 0% error between *UME* and *LME*.

# Adapting the Comb Filter

In NTSC it is possible to switch from a 3 line comb to a 2 line comb, and then to a simple decoder output. The 3 line comb to 2 line comb switch can be disabled, forcing the 3 line comb to switch directly to simple. The switching between these two comb architectures is independent of the




Figure 18. Generation of Upper and Lower Comb Fail Signals




Figure 19. Comb Filter Selection

mix signal, K. For 3-line Y/C comb filters, an external 1H delay is required in the uncombed channel to compensate for the comb filter delay.

This principle is equally true for NTSC frame and field based comb decoders. The feature is not available for any of the PAL comb filter architectures.

The Comb filter Adaption Threshold register bits CAT[1:0] determine if 5%, 15%, 25%, or 50% errors in picture correlation is required to adapt the NTSC comb filter. In NTSC, due to the 180 degree advance in subcarrier phase per line, it is possible to switch between the 3 line comb and the choice of either the upper two line comb or the lower two line comb. If this switching occurs on a pixel by pixel basis the picture will contain vertical alias components. This artifact can be reduced by either setting the FAST register bit LOW, which filters the comb filter selection, and/ or setting the CAT[1:0] register bits to a higher percentage threshold.

The comb filter adaption is further controlled by the ADAPT[1:0] register bit selection, when the COMB[3:0] register bits select a 3 line comb. These bits control if the comb filter adapts from a 3 line comb to the best of the upper or lower 2 line combs, from a 3 line comb, or implements a best of two 3 line combs in PAL. If the COMB[3:0] register bits select one of the 2 line comb filters, the ADAPT[1:0] register bits are ignored, and no adaption is implemented. The CFSEL[1:0] signal, shown in Figure 19, controls which comb filter is selected on a pixel by pixel basis, and can be externally monitored by reading CFSTAT[1:0] in register 4Bh.

Table 5. Adaption Modes

ADAPT[1:0]	Function
00	Adapts to the best of 3 types of line based comb filters in NTSC only.
01	3 line (tap) comb always adapts to lower 2 line (tap) comb, when the 3 line (tap) comb fails. Normally used with NTSC field and frame based comb filters.
10	3 line (tap) comb only. Never adapts to a 2 line(tap) filter. The higher set of comb filter error signals are sent to the XLUT. NTSC or PAL comb filter.
11	Adapts to best of two 3 line comb filters in PAL only.

# XLUT

The comb fail signals control both the comb filter adaption and the cross fade between the adaptive comb filter output *YCOMB* and the *SIMPLE* bandsplit signal. Which of the fail signals is fed to the XLUT is determined by which comb filter is selected in NTSC. When a 3 line comb filter is selected, the larger set of error signals are sent to the XLUT, when a upper 2 line comb is selected *UYE*, *UME*, and *UPE* error signals are selected, and when a lower two line comb filter is selected the *LYE*, *LME*, and *LPE* error signals are selected.




Figure 20. XLUT Input Selection

For PAL comb filters the *LYE*, *LME*, and *LPE* errors signals are always selected by default. In this way the error signals into the XLUT always represent the comb filter being implemented. The resolution of the error signals selected is controlled by the XIP[1:0] register bits as shown in Table 6: XLUT Input Selection. The position of these error signals on the XLUT input address X[7:0] is also shown.

**Table 6. XLUT Input Selection** 

XIP[1:0]	Function
00	2 bits of phase error (X[7:6]), 3 bits of chroma (X[5:3]) and luma magnitude error (X[3:0]).
01	4 bits of chroma (X[7:4]) and luma magnitude error (X[3:0]).
10	3 bits of phase error (X[7:5]), 3 bits of chroma magnitude error (X[4:2]), and 2 bits of luma magnitude error (X[1:0]).
11	4 bits of phase error (X[7:4]) and chroma magnitude error (X[3:0]).

The selected comb fail signals are translated by the userprogrammed configuration within the 256\*5 XLUT into the mix signal (K) which controls the 30 levels of cross-fade between the weighted comb filter and the band split filters. The 1 to 31 mix signal is modified on the input to the crossfade to produce a 0 to 32 control signal, as shown in Table 7.

Table 7. XLUT Output Function.

XLUT OUTPUT	к
0	Special function (e.g. luma comb and HPF on chroma)
1	0 - 100% Bandsplit
2	2
3	3
:	:

## Table 7. XLUT Output Function. (cont.)

XLUT OUTPUT	к
16	16 - 50% Bandsplit, 50% Comb
:	:
29	29
30	30
31	32 - 100% Comb

The special function assigned to K = 0 is programmed into the XSF[1:0] register bits, as shown in Table 8.

## Table 8. XLUT Special Function Definitions

KIP <sub>1-0</sub>	XLUT special function selection		
	Y	С	
00	comb	simple	
01	simple	comb	
10	flat with notch	simple	
11	flat with notch	comb	

The "Flat with notch" selection passes the *FLAT* input through onto the luminance channel and selects the notch filter, centered at 0.25 of the normalized clock frequency. This mode is therefore only useful with inputs at 4\*Fsc or in cases when a notch at 0.25 of the normalized clock frequency is adequate for application.

The XLUT output, is fed through a bypassable low-pass filter KLPF to avoid switching between comb and simple decoders on a pixel by pixel basis. When the special function is selected (K = 0) the input to the KLPF is held and the filter is automatically bypassed. The output of the XLUT can be externally monitored by reading XOP[4:0] in register 4Bh.




Figure 21. Block Diagram of Digital Burst Locked Loop

# **Digital Burst Locked Loop**

The digital burst locked loop provides sine and cosine signals which are phase locked to the incoming burst signal. These sine and cosine signals are used to demodulate the chrominance data, producing the U and V color-difference signals. The U data are phase-referenced to sin(wt) and the V data to cos(wt). The demodulated signal is passed through a low pass filter to remove signals at twice the subcarrier frequency. The magnitude of the U and V data within the demodulated burst signal provides the error signal which, after filtering, is used to adjust the frequency and/or phase of the subcarrier DDS. The output of the subcarrier DDS is translated into sine and cosine signals in ROM-based lookup tables. The PALODD signal is low on lines without the 180 degree phase advance in the modulated V signal, termed NTSC lines, and high for lines with the 180 degree phase advance, termed PAL lines. This signal is used in the burst locked loop to advance the phase of the cosine table on PAL lines. PAL-ODD is always low for NTSC.

## **Color Kill Counter**

The demodulated U and V components are compared to a programmable burst level threshold. If both the U and V data fall below this threshold, a color kill flag is set high. The color kill counter is incremented once per line if the color kill flag is high. If the count reaches 127 within one field, the color kill circuit becomes active during the next field group. When this occurs, the input video will be passed unaltered on the luminance channel and the color difference signals will be set to chroma black.

The color kill signal remains active until a field with less than 127 lines without burst is encountered, at which time, during the next vertical blanking period, the decoder is reset. The operation of the color kill logic can be monitored externally by reading the MONO register bit in register 44h. The MONO bit is HIGH for composite and YC video signals and LOW for monochrome signals.

#### Field Flag, FLD

The FLD signal is the lsb of the field count FID<sub>2-0</sub> and is LOW for fields where the first vertical sync occurs in the first half of the line and is HIGH for fields when it occurs in the second half of the line. This signal is synchronized with the frame and color frame flags in the FID generator.

# Frame Bit

NTSC

The middle bit (frame bit) of the field count is determined, by the phase of the subcarrier on a given pixel and on a given line. The signal used to determine this is NFDET (New Field DETect), and occurs when the line count is zero and the pixel count is one of four programmable pixel positions, zero, one, two, or three.

#### PAL

The frame bit in PAL is detected through the Bruch blanking sequence. The error signal control circuit generates a color kill flag whenever a line is detected without a burst. It is therefore possible to compare this signal with specific line idents to determine the field sequence in both PAL-I and PAL-M. A set of specific patterns determine the correct phase of FID<sub>1</sub>; if any of these patterns is detected then FID<sub>1</sub> is forced to a known state and then flywheels until the next fixed pattern is detected.

Internal line #	Burst present	Internal frame #	Internal field #
5	No	0 or 2	0 or 4
309	No	0 or 2	0 or 4
6	Yes	0 or 2	1 or 5
309	No	0 or 2	1 or 5
5	Yes	1 or 3	2 or 6
309	Yes	1 or 3	2 or 6
6	No	1 or 3	3 or 7
309	Yes	1 or 3	3 or 7

# Table 9. PAL-B,G,H,I Bruch Blanking Sequence

The frame bit is low for frames 0 and 2 and high for frames 1 and 3.

Internal line #	Burst present	Internal frame #	Internal field #
7	No	0 or 2	0 or 4
258	Yes	0 or 2	0 or 4
7	No	0 or 2	1 or 5
259	No	0 or 2	1 or 5
7	Yes	1 or 3	2 or 6
258	No	1 or 3	2 or 6
7	Yes	1 or 3	3 or 7
259	Yes	1 or 3	3 or 7

Table 10. PAL-M Bruch Blanking Sequence

The frame bit is low for frames 0 and 2 and high for frames 1 and 3.

## **PAL Color Frame Bit**

The PAL color frame bit is the msb of the field count, FID<sub>2</sub>. In NTSC this is always low, as NTSC has only a 4 field sequence. For both PAL-I and PAL-M inputs, the PAL color frame bit is determined in the same way the frame bit is determined in NTSC, by using the phase of the subcarrier on a given pixel and on a given line.

## **Hue Control**

One of two programmable 16 bit system phase offsets can be added to the subcarrier oscillator between SAV and EAV. The selection is made by the BUFFER pin. This feature allows the user to change the picture hue on known frames without affecting the burst locked loop.

#### System Monitoring of the Burst Loop Error

The burst loop error signal is stored once per line in an 8 bit register that can be accessed over the microprocessor port. This allows the user to check for non-mathematical PAL inputs and to the change the decoder architecture from framebased to line-based or simple decoder depending on this information.

#### **Demodulation Low Pass Filter**

There are two different demodulation low pass filters that can be selected under software. For PAL inputs with normalized subcarrier frequencies greater than 0.3 of the sampling frequency, it is recommended you use "demodulator filter 2" to stop aliasing of the second harmonic of the demodulation chrominance signal and the baseband color difference signals. Gaussian filters are used for both demodulation filters as they have no negative coefficients and therefore have no undershoots or overshoots which could cause in-band ringing.




Figure 22. Gaussian Low Pass Filters




Figure 23. Gaussian LPF Passband Detail

#### Bypassing the Chrominance Demodulator

The demodulation of the chrominance signal needs to be bypassed when the decoder is processing CBCR component data or when a YC output is required. The bypass operation is controlled by the DMODBY register bit.

#### Bypassing the Demodulation Low Pass Filter

The demodulation low pass filter needs to be bypassed when processing  $C_BC_R$  component data or when a YC output is required. The  $C_BC_R$  data can also be passed through the Gaussian filter if the bandwidth needs to be reduced. The bypass operation is controlled by the GAUBY register bit.

#### **Chrominance Coring**

Chrominance coring, when active, sets the lsbs of the chroma channel (below a programmable threshold) to zero.

#### VMCR5 Operation

When VMCR5 is HIGH, the decoder will grab one line of video in LSTORE1. This effectively removes the comb filter from the decoding process, and the comb filter output is forced to simple mode.

# **Output Processor**




Figure 24. Output Processor Block Diagram

# **Clamp Circuit**

A clamp pulse generated by the Burst Gate signal is used to grab either a sample of the low-pass-filtered luma during the video back porch, the signal on VIDEOB, or one of two internally generated levels. The selection is made by the CLMP[1:0] register bits.

## Table 11. Blanking Level Selection

CLMP[1:0]	Blanking Selection
00	Internal 240 level
01	Internal 256 level
10	External VIDEOB Input
11	Internal LPF Output

The blanking level is subtracted from the decoded luma. If the sign is negative, the result is assumed to be mixed sync and is passed through a delay and into the sync gain stage within the output matrix. If the sign is positive, the result is assumed to be pure luma (blanking to peak white) and is fed to the pedestal removal circuit.

# **Pedestal Removal**

The 8 bit programmable pedestal is subtracted from the pure luma signal. The negative super black signals are clipped to zero when register 0Ah bit 4 is set LOW, or the super black signals are passed through the luma scalar when register 0Ah bit 4 is HIGH.

# **Clamp Generator**

The TMC22x5yA has the unique option to output a negative going clamp pulse that is 0.5  $\mu$ sec wide. This pulse can be output on the AVOUT pin by placing a HIGH on register 24 bit 7. The pulse's position relative to HSYNC can be varied by register 25. This value is the number of PCK clock cycles after an HSYNC that the pulse will be output to the pin. The

clamp pulse can be used to control where an analog clamp circuit grabs the analog reference to establish the correct voltage level into the A/D. Usually the clamp pulse is generated on the back porch or duing the sync tip of a video line.

#### Adaptive Notch Filter

The PAL line-locked comb decoder can never provide perfect subcarrier cancellation due to the 25Hz offset in the subcarrier frequency. This 25Hz offset causes residual and phase modified subcarrier to be left on the luminance signal which can produce a visible dot crawl on flat areas of color. However, for all comb filter structures, the quality of the comb depends on the quality of the sampling clock, as line to line clock jitter will also cause small phase changes between the inputs to the comb filter. It is therefore possible that NTSC comb decoders may also require some coring of the luma output. To meet the wide range of sample frequencies that the decoder must deal with two separate coring filters are selectable.

The luma signal from the pedestal stripper is compared against the preceding pixel to detect the magnitude change between pixels. This magnitude difference will be almost zero for flat areas of picture, and large for high frequency changes in the picture. The magnitude difference is compared to one of four programmable thresholds. The programmable threshold is selected by the ANT1-0 register bits as shown in Table 12.

#### Table 12. Adaptive Notch Threshold Control

ANT <sub>1-0</sub>	Magnitude difference
00	less than 16
01	less than 12
10	less than 8
11	less than 4

If either of the error signals indicates that the magnitude difference is above the programmed threshold, or if ANEN is LOW, the adaptive notch filter is bypassed. The output of the adaptive notch filter is rounded to 8 or 10 bits, or the luma data that bypasses the coring filter is truncated to 8 or 10 bits depending upon the CORO register bit.




Figure 25. Adaptive Notch Filters

#### Luma Notch Filter

The simple luma notch filter is centered at 0.25 of normalized frequency, it therefore intended for use only in the subcarrier mode (4 \* fSC) and for limited use with 13.5MHz NTSC as the subcarrier sits at 0.265 of normalized frequency. The notch filter is enabled by setting the NOTCH register bit HIGH.




Figure 26. Luminance Notch Filter

#### Matrix

The magnitude of the decoded luminance and color difference signals will vary, not only with the standard, but also with the input mode. For this reason the output matrix contains programmable multipliers, and not just fixed scaling factors. The following sub sections explain the different scalar in the output matrix. The gain term in the Y, mixed sync, U and V scalar is the same - only the weighting makes them different. The scalar are capable of independently providing 6dB of gain if required.

#### Programmable U Scalar

The U scalar (UGx) provides the weighting required to produce (B-Y) or CB from the demodulated U signal.

hence 
$$(B-Y) = UGx * U$$

where UGx = gain / 0.493, and

$$C_B = UGx * U$$

where UGx = (gain \* 448) / Umax

UGx has a scaling range of 0 to (2047/256).

#### **Programmable V Scalar**

The V scalar (VGx) provides the weighting required to produce (R-Y) or  $C_R$  from the demodulated V signal.

hence

$$(R-Y) = VGx * V$$

where VGx = gain / 0.877, and

$$C_R = VGx * V$$

where VGx = (gain \* 448) / Vmax

VGx has a scaling range of 0 to (1023/256).

#### Programmable Y Scalar

The Y scalar (YGx) provides the scaling for the luminance signal if the output is  $YC_BC_R$ , or controls the magnitude of the RGB output along with the U scalar and V scalar. It is not possible to control the magnitude of the RGB signals independently.

YGx has a scaling range of 0 to (1023/256).

#### Programmable MS Scalar

The sync scalar (SGx) provides the scaling for the sync signal if the output requires sync on RGB. The programmed sync scaling factor is used during the horizontal and vertical burst blanking periods. During the active lines, the luma scaling factor is used to allow scaling of "super blacks" etc., which will be passed down the mixed sync path because they fall below the clamp level.

SGx has a scaling range of 0 to (1023/256).

#### Fixed (B-Y) and (R-Y) Scalars

These two scalars are zero when the output is YC<sub>B</sub>C<sub>R</sub> and provide the (B-Y) and (R-Y) weighting when the output is RGB. These are fixed scaling factors and are derived from the following equations.

(G-Y) = - [(0.299/0.587) \* (R-Y)] - [(0.114/0.587) \* (B-Y)]

(G-Y) = - [(1043/2048) \* (R-Y)]- [(398/2048) \* (B-Y)]

# Y Offset

The 8 bit Y offset adds any offset required in the Y or RGB data outputs. For example 64 (16) for the 64 (16) to 940 (235) 10 bit (8 bit) 601 outputs. When the output is  $YC_BC_R$  this offset is applied to the luminance data only. The Y offset also provides the blanking level for RGB outputs with syncs.

# **Matrix Limiters**

The different limiters are listed below, 10 bit data is assumed.

# Table 13. Matrix Limiters

LMT <sub>1-0</sub>	Comments
00	RGB output format, limited from 0 to 1023
01	YC <sub>B</sub> C <sub>R</sub> output format, Y limited from 0 to 1023 and C <sub>B</sub> C <sub>R</sub> limited to $+/-511$ .
10	RGB output format, limited from 64 to 940
11	YC <sub>B</sub> C <sub>R</sub> output format, Y limited from 64 to 940 and C <sub>B</sub> C <sub>R</sub> limited to +/- 448

# **Examples of Output Matrix Operation**

From the SMPTE-170M specification:

Color	Y	U	V
White	584	0	0
Yellow	523	-236	54
Cyan	423	79	-332
Green	361	-156	-278
Magenta	267	156	278
Red	205	-79	332
Blue	105	236	-54
Black	44	0	0

YCBCR data ranges are:

Y data range is 64 to 940 (876) CBCR data ranges are 64 to 960 (+/- 448)

Matrix programming:

YGx = (876 / 540) = 1 + (159/256) UGx = (448 / 236) = 1 + (230/256) VGx = (448 / 332) = 1 + (89/256) YOFF = 64 PED = 44

	Deco	oder Ou	utput	CCI	R 601 S	Spec
Color	Y	Св	CR	Y	Св	CR
White	939	0	0	940	0	0
Yellow	841	-448	73	840	-448	72
Cyan	678	150	-447	678	151	-448
Green	578	-296	-376	578	-296	-375
Magenta	426	296	376	426	296	375

REV. 1.0.0 2/4/03

	Decoder Output			CCI	R 601 S	Spec
Color	Y	Св	CR	Y	Св	CR
Red	325	-150	447	326	-151	448
Blue	163	448	-73	164	448	-72
Black	64	0	0	64	0	0

PAL digital composite input and RGB (0-1023) outputs:

Color	Y	U	V
White	572	0	0
Yellow	507	-250	57
Cyan	401	84	-352
Green	336	-165	-295
Magenta	236	165	295
Red	171	-84	352
Blue	65	250	-57
Black	0	0	0

The nominal scaling factors are simply:

YGx = 1023/572 = 1 + (202/256) UGx = (1023/572)\*(1/0.492) = 3 + (163/256) VGx = (1023/572)\*(1/0.877) = 2 + (10/256) YOFF= 0 PED = 0

Color	G	R	В
White	1023	1023	1023
Yellow	1023	1023	0
Cyan	1023	0	1023
Green	1023	0	1
Magenta	0	1023	1022
Red	0	1023	1
Blue	0	0	1023
Black	0	0	0

It is also possible with the architecture supplied to use the limiters on the output of the matrix to clip the output video deliberately by using a slightly larger gain than is required. The Y\_Offset can achieve the same by setting its value to be one lsb less than the minimum clip level.

#### **Buffer Registers**

The BUFFER pin allows the user to externally switch between two sets of internal registers that have the same function. This register buffering allows the matrix gain, picture hue, and luma offset to be changed at a known time relative to the input data.

Registers 17 to 1D are selected when the BUFFER pin is LOW and registers 27 to 2D are selected when the BUFFER pin is HIGH. If the msb of the decoder product code DPC<sub>2</sub> is LOW, an 8 bit decoder has been selected and the bottom 2 bits of registers 17 to 1A and 27 to 2A are forced to zero.

# Simple Luma Color Correction

If the YBAL register bit is set HIGH, and the luma data reaches or exceeds the luma limits, there should be no  $C_BC_R$  or UV data at that time; therefore the color data are set to ZERO. If YBAL is set LOW then the  $C_BC_R/UV$  data are unaffected by the luma data.

# **CBCR MSB Inversion**

The msb of the  $C_{B}C_{R}$  data can be inverted by setting the MSBO register bit HIGH. As this would affect the chroma blanking level, this circuit appears at the output of the MATRIX circuit.

# **Output Rounding**

For compatibility with 8 bit systems, the output of the matrix can be rounded to 8 bits by setting the RND8 register bit HIGH.

# **Output Formats**

#### **RGB Outputs**

The RGB data are simply passed through to the decoder output. When the DRSEN register bit is HIGH the DRS data are inserted into the green data path only.

#### YUV Outputs

The YUV data are simply passed through to the decoder output. When the DRSEN register bit is HIGH the DRS data are inserted into the luminance data path only.

#### YCBCR Outputs

The YC<sub>B</sub>C<sub>R</sub> data can be output in 3 ways, depending upon the CDEC, F422, and YUVT register bits. These output modes are summarized in .

When CDEC is HIGH and F422 is HIGH, the G/Y output is set to 64 and the B/U output is set to 512 between the EAV TRS data word and the first preamble word of the SAV TRS, i.e. during the digital horizontal blanking period. When YUVT is HIGH, R/V is set to 512, 64, 512, 64, etc., starting after the EAV TRS data word and finishing before the SAV preamble.

# **Decimating CBCR Data**

Whenever the CDEC register bit is set HIGH the B/U and R/V data are simply sample dropped, with respect to

CBSEL, to produce the multiplexed CBCR data stream at the PCK clock rate. If the input was initially D1 then the dropped samples will be the interpolated samples produced by the chroma interpolation filter. If however the CBCR data are simply weighted UV data then the sample dropped demodulated color difference signals (UV) will alias around 0.25 of the normalized sample frequency.

# Multiplexed YC<sub>B</sub>C<sub>R</sub> Output (TRS Words Inserted)

When both the CDEC and YUVT register bits are HIGH the Y, CB, and CR component data are multiplexed into a single 27MHz (PXCK) data stream with embedded TRS words. The TRS words are generated based on the HSYNC or VSYNC pulses provided to the decoder, and the internally derived horizontal blanking (HBLK), vertical blanking (VBLK), and the field flag (FLD). This mode of operation is only available if a line locked PXCK clock, at 27MHz, is provided. The TRS words will be generated with respect to the HSYNC\ signal as per the ANSI/SMPTE 125M-1992 and CCIR 656 specifications.

# YC Outputs

The YC data are passed through to the decoder output. When the DRSEN register bit is HIGH the DRS data are inserted into the luminance data path only. The luminance appears on G/Y, chrominance is on B/U and the R/V output is set to zero, by setting the V\_scalar to zero.

# The LDV Clock

The decoder can accept clocks at either the pixel clock rate (PCK) or at twice the pixel clock rate (PXCK). In the cases where the clock provided is PXCK, for example the genlock mode, the output data still needs to be at the PCK clock rate. To aid in the design of external circuitry a LDV clock is provided if the LDVIO register bit is LOW, if LDVIO is HIGH then the LDV pin becomes an input for an external clock.

If an external LDV clock is employed the user must ensure that the rising edge of the external LDV meets the specified setup and hold times relative to the input CLOCK pin. The selection of which clock to use on the decoder output is set by the OPSEL register bit. When OPSEL is set LOW the output is clocked at the same rate as the clock on the CLOCK pin, and when OPSEL is set HIGH the output is clocked by the internal or external clock on the LDV pin.

CDEC	YUVT	F422	G/Y	B/U	R/V	Comments
0	x	x	G or Y	B or CB	R or C <sub>R</sub>	[4:4:4] data
1	0	0	Y	Св	CR	[4:2:2] data
1	0	1	Y	CBCR	0	[4:2:2] data
1	1	х	Y	CBCR	D1 data	[4:2:2] data & D1 output

# Table 14. Output Format

# Sync Pulse Generator

The vertical and horizontal references to the decoder can be from external VSYNC and HSYNC pulses, decoded from TRS and TRS-ID words, or from the internal sync separator which extracts the sync information from the digitized input video.

The sync pulse generator (SPG) provides all the clock and enable pulses required to synchronize the decoder operation to the incoming video signal. These pulses are described below, along with the microprocessor data required to control them.

# Internal Field and Line Numbering Scheme

The internal line numbering of the digital decoder differs from the standard video line numbering as shown in the following tables. The internal line numbers for a 3 line comb advance the numbering by 1 line with respect to the input, but are identical with respect to the internally one line delayed decoded video.

## Table 15. NTSC Field and Line Numbering

Standard Field #	Standard Line #	Internal Field #	Internal Line #
1 & 3	1 - 3	1&3	260 - 262
1 & 3	4 - 263	0 & 2	0 - 259
2 & 4	264 - 265	0 & 2	260 - 261
2 & 4	266 - 525	1 & 3	0 - 259

## Table 16. PAL B,G,H,I Field and Line Numbering

Standard Field #	Standard Line #	Internal Field #	Internal Line #
1 & 5	1 - 312	0 & 4	0 - 311
2&6	313 - 625	1 & 5	0 - 312
3 & 7	626 - 937	2&6	0 - 311
4 & 8	938 - 1250	3&7	0 - 312

## Table 17. PAL M Field and Line Numbering

Standard Field #	Standard Line #	Internal Field #	Internal Line #
1 & 5	1 - 262	0 & 2	0 - 261
2&6	263 - 525	1 & 3	0 - 262
3 & 7	1 - 262	0 & 2	0 - 261
4 & 8	263 - 525	1 & 3	0 - 262

## HSTBG (Burst gate)

The burst gate starts the 16 clock period average of the demodulated burst envelope. The position of the burst gate is programmed into a register as the number of clock periods from the falling edge of sync to the burst envelope.

#### **HBLK** (Horizontal Blanking Period)<sup>\*</sup>

The horizontal blanking period is LOW between the start of SAV and the end of EAV. This signal is used in several places:

- a) To clear the SYSPH offset when LOW, this is required for correct operation of the subcarrier phase locked loop,
- b) To aid in the comb filter management,
- c) To remove the burst envelope on the demodulated UV data,
- d) To remove the syncs on the BLUE and RED outputs.

#### **BBLK** (Vertical Burst Blanking Period)

The vertical burst blanking blanks the lines with no burst from the burst phase locked loop. This signal is decoded from the line ident, LID<sub>4-0</sub>, and is modified by the video standard and the field count.

#### **MBLK** (Mixed Blanking)

This signal is used in the matrix to switch between the sync scalar and the luma scalar. The  $\overline{\text{MBLK}}$  signal is active whenever  $\overline{\text{HBLK}}$  is active or becomes active when  $\overline{\text{VBLK}}$  becomes active.  $\overline{\text{MBLK}}$  is also active in PAL on line 310 when both VACT1 and FLD are HIGH and in NTSC and PAL M on line 259 when VACT2 is HIGH and FLD is LOW.

## FLD<sup>\*</sup>

The FLD is LOW for field 1 and HIGH for field 2.

#### LID4-0

The line ID signals are used in the vertical comb filter management to control the comb filter on the leading and trailing lines of active video around the vertical blanking period, to start and stop the VINDO operation, and in generating the vertical blanking and burst blanking periods.

## VACT2\*

VACT2 is HIGH during the second half of all active lines.

#### **GRABF**<sup>\*</sup>

The GRABF signal goes HIGH when the internal field count is equal to the programmed field number for the GRAB operation. f a pixel grab is being, this signal is held HIGH to not inhibit the GRABS signal on each line.

#### **GRABL**<sup>\*</sup>

The GRABL signal goes HIGH when the internal line count is equal to the programmed line number for the GRAB operation. If a pixel grab is being performed, this signal is held HIGH to not inhibit the GRABS signal on each line.

#### **GRABP**<sup>\*</sup>

The GRABP signal goes HIGH when the internal pixel count is equal to the programmed pixel number for the GRAB operation.

#### **DVSYNC** and **DHSYNC** (Output Pins)

The  $\overline{\text{DVSYNC}}$  and  $\overline{\text{DHSYNC}}$  signals are active when  $\text{GCR}_2$  is LOW. When  $\text{GCR}_2$  is HIGH these signals are three stated. Three line comb based decoders have an inherent line delay, therefore the input  $\overline{\text{VSYNC}}$  and  $\overline{\text{HSYNC}}$  signals can not be just delayed by a few registers and output as  $\overline{\text{DVSYNC}}$  and  $\overline{\text{DHSYNC}}$ : they need to be delayed by one complete line. In all other comb filter configurations the  $\overline{\text{DVSYNC}}$  and

<sup>\*</sup> Signal is available over the microprocessor data bus.

DHSYNC are referenced to the input data (0HFLAT) and not the output of the LSTORE1, i.e. 1HFLAT.

The duration of the  $\overline{\text{DVSYNC}}$  signal is fixed to one line and the duration of the  $\overline{\text{DHSYNC}}$  signal is 64 clock periods. Both these signals are generated by the internal horizontal and vertical state machines.

The falling edge of these signals relative to the data matches the requirements of the TMC22x91 family of digital encoders.

#### **AVOUT Active Video (Output Pin)**

The decoder produces an active video signal starting 4 PCK before the programmed start of active video and ending 4 PCK after the programmed end of active video. This signal is used in both the video mixer (TMC22x8x) family and the digital encoder (TMC22x9x) family. The end points of this signal are flagged by the internally generated SAV and EAV signals.

#### **VBLK** (Vertical Blanking Period)

The vertical blanking period conforms to the CCIR 656 specification for D1 component data streams. This signal is decoded from the line ident, LID<sub>4-0</sub>, and is active low.

# **Table 18. Vertical Blanking Period**

	Internal field no	Internal line no
NTSC	0,2	0 - 5
		260 & 261
	1,3	0 - 6
		260 - 262
PAL	0, 2, 4, & 6	0 - 21
		310 & 311
	1, 3, 5, & 7	0 - 22
		311 & 312
PAL-M	0, 2, 4, & 6	0 - 5
		260 & 261
	1, 3, 5, & 7	0 - 6
		260 & 262

#### **BBLK** (Vertical Burst Blanking Period)

The vertical burst blanking blanks the lines with no burst from the burst phase locked loop. This signal is controlled by the video standard and the field count. The burst blanking signal is active low. Table 19. Vertical Burst Blanking Period

	Internal field no	Internal line no
NTSC	0,2	0 - 5
		259 - 261
	1,3	0 - 6
		260 - 262
PAL	0 & 4	0 - 5
		309 - 311
	1 & 5	0 - 5
		309 - 312
	2 & 6	0 - 4
		310 & 311
	3 & 7	0 - 6
		310 - 312
PAL-M	0 & 4	0 - 7
		259 - 261
	1 & 5	0 - 7
		259 - 262
	2 & 6	0 - 6
		258 & 261
	3 & 7	0 - 6
		260 - 262

#### LID4-0 List of Line Idents

The line numbers required to produce all the decoder control signals are summarized in

#### Table 20. Table of Line Idents, LID[4:0]

Line no:	LID4-0
0	00
1 - 4	01
5	02
6	03
7	04
8	05
9 - 16	06
17	07
18	08
19 - 21	09
22	0A
23	0B
24	0C
25 - 257	0D
258	0E
259	0F

\*\* Signal is available over the microprocessor data bus.

## Table 20. Table of Line Idents, LID[4:0] (cont.)

Line no:	LID4-0		
260 & 261	10		
262	11		
263 - 307	12		
308	13		
309	14		
310	15		
311	16		
312	17		

# **Timing Parameters**

# **Subcarrier Programming**

The color subcarrier is produced by an internal 28 bit Direct Digital Synthesizer (DDS) which is phase locked to the burst signal of the digitized video input. The nominal frequency is programmed into the DDS as follows:

 $FREQ = (number of subcarrier cycles per line / number of pixels per line) * 2^28$ 

An example would be NTSC subcarrier mode

FREQ = (227.5 / 910) \* 2^28 = 4000000 hex

## **Horizontal Timing**

The horizontal video line is broken down into four horizontal timing parameters.

STS: The number of pixels between sync pulses

STB: The number of pixels between the nominal mid point of sync and the start of the 16 pixel burst gate. This value is modified depending upon the mode of operation.

# Table 21. Timing Offsets

Standard	Mode	Offset required
x	Genlock	-8
x	Line locked	-8
x	Subcarrier	-22
PAL	D2 mode	-12
NTSC	D2 mode	-8
x	D1 mode	+12


BTV: The number of pixels between the start of the 16 pixel burst gate and the nominal start of active video.

AV: The number of active pixels in the active video line.

The difference between the sum of STB+BTV+AV subtracted from STS provides the nominal front porch.

# **Horizontal and Vertical Timing Parameters**

When external horizontal and vertical syncs are provided the timing shown in Figure 28 is required to synchronize the internal state machines to beginning of a field (3, 5, or 7). For field 2 (4, 6, or 8) the falling edge of  $\overline{\text{VSYNC}}$  must occur at least 2 clock periods but not more than (H-2) clock periods after the falling edge of  $\overline{\text{HSYNC}}$ , where H is the total number of pixels in an active video line.



#### Figure 27. Horizontal Timing




Figure 28. External HSYNC and VSYNC Timing for Field 1 (3, 5, or 7)

# **Vertical Blanking**




Figure 29. NTSC Vertical Interval




Figure 30. PAL-B,G,H,I,N Vertical Interval




Figure 31. PAL-M Vertical Interval

The VINDO circuit uses the line idents on LID<sub>4-0</sub>, and the blanking signals to control the comb filter output and the blanking of the YUV data in the output matrix during the vertical blanking period.

The vertical window VINDO starts on the first line after the last equalizing pulse, at LID<sub>4-0</sub> = 02. The VINDO stays HIGH from this line until the VINDO count = VINDO4-0, or the  $\overline{VBLK}$  signal goes HIGH, at which time the VINDO goes LOW. While the VINDO is HIGH the decoder operation is controlled by VDIV, and during the time the VINDO and  $\overline{VBLK}$  are LOW the decoder operation is controlled by VDOV.

## Table 22. PAL VINDO operation

LID4-0	VINDO	VDIV	VDOV	Y	С
00 - 01	х	х	х	normal	normal
02 - 0A	1	0	х	simple	simple
02 - 0A	1	1	х	flat	black
02 - 0A	0	х	0	black	black
02 - 0A	0	х	1	simple	black
0B - 17	х	х	х	normal	normal

## **NTSC VINDO operation**

LID4-0	VINDO	VDIV	VDOV	Y	С
00 - 02	х	х	х	normal	normal
03 - 06	1	0	х	simple	simple
03 - 06	1	1	х	flat	black
03 - 06	0	х	0	black	black
03 - 06	0	х	1	simple	black
07 - 17	х	х	х	normal	normal

# Video Measurement

The TMC22x5yA supports a comprehensive set of video measurement techniques to aid the user in setting up the gain, phase, etc. of the decoder and in tracking down system errors.

# **Pixel Grab**

The pixel grab allows the user to grab one pixel every line, or one pixel out of the four field sequence in NTSC or the 8 field sequence in PAL, under software control. The SET pin can also be used to produce the pixel grab pulse if  $SET_{2-0} = 110$  and PGEXT is set HIGH.

The 10 bit G/Y, B/U, R/V outputs are stored in one set of four 8 bit registers in the FORMAT block, while the 10 bit luma and mixed sync data and the 10 bit demodulated U and V color difference signals are stored in a set of five 8 bit registers in the GRAB circuit block. The pixel grab signal, PIXEL, whether internally or externally generated, is internally delayed to ensure that the all the grabbed data are from the same pixel relative to the line sync pulse. The PIXEL signal is equal to PGRAB or the logical AND of PGRAB with FGRAB and LGRAB, and is controlled by the LPGEN, PGEN, and PGEXT register bits.

The luma and mixed sync signals are multiplexed on the YMS data bus and the U and V signals are multiplexed on the UV data bus, at the PXCK clock rate. The pixel grab signal accommodates for this when grabbing these components.

An example of the pixel grab feature, is grabbing a pixel in the center of the burst period allowing the user to check the burst height by reading the magnitude of the demodulated U and V components. This allows the user to compensate for any chrominance gain errors in the output matrix.




Figure 32. Pixel Grab Locations

Table 23. Pixel Grab Control
------------------------------

LGEXT	PGEN	PGEXT	LGEN	GRABS signal
0	0	x	х	GRABS = 0
0	1	0	0	GRABS = PGRAB
0	1	0	1	GRABS=FGRAB & LGRAB & PGRAB
0	1	1	х	GRABS = NOT (SET pin)
1	х	0	х	GRABS = PGRAB
1	х	1	х	GRABS = NOT (SET pin)

If a single pixel every 4 fields in NTSC and 8 fields in PAL is required to be grabbed, PGG and PGEN in register 30h should be set HIGH. The pixel grab signal is the logical AND of the GRABP, GRABL, and GRABF signals. GRABP goes HIGH whenever the pixel count equals the programmed pixel grab number, GRABL goes HIGH for one line whenever the line count equals the programmed line number, and the GRABF goes HIGH for a field whenever the field number equals the programmed field count.

If the same pixel on every line is required to be grabbed, then PGG should be set LOW, which internally forces GRABL and GRABF to be forced HIGH enabling the pixel grab whenever GRABP goes HIGH.

The SET pin can be used to provide an external grab signal when PGEXT is set HIGH in register 30h and the SET function in register 00h, SET[2:0] is programmed to 110 (binary). In this mode the falling edge on the SET pin triggers the pixel grab.

The GRABP, GRABL, and GRABF signals are available on bits 0,1, and 2 respectively of the read only register 41. An example of the pixel grab feature, would be grabbing a pixel in the center of the burst period allowing the user to check the burst height by reading the magnitude of the demodulated U and V components. This would then allow the user to compensate for any chrominance gain errors in the output matrix.

The pixel grab value is delayed by 29 pixels from the pixel count. This is the delay for all the pixel grab registers. Figure 33 shows this delay relative to GHSYNC. This means that if 29 is placed in the PG value, the actual pixel grabbed is pixel 0.

The top two bits of the PG value provide the quadrant and the bottom 9 bits provide the offset within that quadrant. The integer part of STS/4 gives the maximum count for each quadrant while the fractional result (bottom two bits) provides the 0,1,2, or 3 count offset for the last quadrant.

For pixels value <= 4\*Int(STS/4) PG[10:9] = quadrant number PG[8:0] = max quadrant count - Int(STS/4) + pixel offset

For pixels value > 4\*Int(STS/4)The quadrant is always number 3, ie PG[10:9] = 11 while the pixel in excess of 4\*Int(STS/4) is added to 1536.




Figure 33. Relationship Between Pixel Count and Pixel Grab Value

#### **Examples:**

NTSC std with STS programmed to 858. Base pixels per quadrant = Int(858/4) = 214

Pixel 0:

- 1. Pixel  $0 \le 4*Int(858/4)$
- 2. Required pixel 0 < 214 therefore quadrant = 0, [PG[10:9] = 00]
- 3. PG[10:0] = 511 214 + (0 + [0\*214]) = 297

#### Pixel 56:

- 1. Pixel 56 <= 4\*Int(858/4)
- 2. Required pixel 56 < 214 therefore quadrant = 0 [PG[10:9] = 00]
- 3. PG[10:0] = 511 214 + (56 [0\*214]) = 353

#### Pixel 250:

- 1. Pixel 250 <= 4\*Int(858/4)
- 2. Required pixel 250 > 214 therefore quadrant =/= 0
- 3. Required pixel 250 < 428 therefore quadrant = 1, [PG[10:9] = 01]
- 4. PG[10:0] = 1023 214 + (250 [1\*214]) = 845

Pixel 800:

- 1. Pixel 800 <= 4\*Int(858/4)
- 2. Required pixel 800 > 214 therefore quadrant =/= 0
- 3. Required pixel 800 > 428 therefore quadrant =/= 1
- 4. Required pixel 800 > 642 therefore quadrant =/= 2
- 5. Required pixel 800 < 858 therefore quadrant = 3, [PG[10:9] = 11]
- 6. PG[10:0] = 2047 214 + (800 [3\*214]) = 1991

#### Pixel 856:

- 1. Pixel  $\leq 4*$ Int(858/4)
- 2. Required pixel 856 > 214 therefore quadrant =/= 0
- 3. Required pixel 856 > 428 therefore quadrant =/= 1
- 4. Required pixel 856 > 642 therefore quadrant =/= 2
- 5. Required pixel 856 < 858 therefore quadrant = 3, [PG[10:9] = 11]
- 6. PG[10:>0] = 2047 214 + (856 [3\*214]) = 2047

Pixel 857:

- 1. Pixel 857 > 4\*Int(858/4)
- 2. Therefore quadrant = 3, [PG[10:9] = 11]
- 3. PG[10:0] = 1536 + (857-[4\*214]) = 1537

# **Composite Line Grab**

The composite line grab is only available in the 3 line comb based decoders (TMC22053A and TMC22153A), and allows the user to grab any line from the 4 field sequence in NTSC or 8 field sequence in PAL when LGEN is set HIGH. When the LGEN register bit is set HIGH the decoder automatically switches to operate as a "simple" bandsplit decoder. The SET pin can also be used to produce the line grab pulse if  $SET_{2-0} = 110$  and LGEXT is set HIGH.

Once the line grab has been activated the subcarrier oscillator is frozen with the SEED and phase from the beginning of the line, and the composite video in the 1H line store is frozen by disabling the write signals in LSTORE1. The read cycle for the frozen line store is still clocked by PCK. The subcarrier DDS and the internal read only registers will be updated once per clock period as normal, but will reload the DRS SEED and PHASE values at the beginning of each line. The G/Y, B/U, and R/V outputs will remain active, and the DHSYNC and DVSYNC signals will remained locked to the input or flywheel if the input has been removed.

The pixel grab function can be used in conjunction with the frozen line to examine individual pixels inside the decoder.

# Parallel Microprocessor Interface

The parallel microprocessor interface, active when  $\overline{\text{SER}}$  is HIGH, employs a 12-line interface, with an 8-bit data bus and one address bit: two addresses are required for device programming and pointer-register management. Address bit 0 selects between reading/writing the register addresses and reading/writing register data. When writing, the address is presented along with a LOW on the  $\overline{R/W}$  pin during the falling edge of  $\overline{CS}$  Eight bits of data are presented on D7-0 during the subsequent rising edge of  $\overline{CS}$ . One additional falling edge of  $\overline{CS}$  is needed to move input data to its assigned working registers.

In read mode, the address is accompanied by a HIGH on the  $\overline{R/W}$  pin during a falling edge of  $\overline{CS}$ . The data output pins go to a low-impedance state tDOZ after  $\overline{CS}$  falls. Valid data are present on D7-0 tDOM after the falling edge of  $\overline{CS}$ . Because this port operates asynchronously with the pixel timing, there is an uncertainty in this data valid output delay of one PXCK period. This uncertainty does not apply to tDOZ.

Writing data to specific control registers of the TMC22x5yA requires that the 8-bit address of the control register of interest be written. This control register address is the base address for subsequent write operations. The base address autoincrements by one for each byte of data written after the data byte intended for the base address. If more bytes are transferred than there are available addresses, the address will not increment and remain at its maximum value of 3Fh.

## Table 24. Parallel Port Control

A1-0	R/W	Action
00	0	Load D <sub>7-0</sub> into Control Register pointer (block 00)
00	1	Read Control Register pointer on D7-0
01	0	Load D <sub>7-0</sub> into addressed XLUT Location pointer (block 01)
01	1	Read addressed XLUT Location pointer on D7-0.
10	0	Write D7-0 to addressed Control Register
10	1	Read addressed Control Register on D7-0
11	0	Write D7-0 to addressed XLUT Location
11	1	Read addressed XLUT Location on D7-0




Figure 33. Microprocessor Parallel Port – Write Timing




Figure 34. Microprocessor Parallel Port – Read Timing

## Serial Control Port (R-Bus)

In addition to the 12-wire parallel port, a 2-wire serial control interface is provided, and active when SER is LOW. Either port alone can control the entire chip. Up to eight TMC22x5yA devices may be connected to the 2-wire serial interface with each device having a unique address.

The 2-wire interface comprises a clock (SCL) and a bi-directional data (SDA) pin. The Decoder acts as a slave for receiving and transmitting data over the serial interface. When the serial interface is not active, the logic levels on SCL and SDA are pulled HIGH by external pull-up resistors.

Data received or transmitted on the SDA line must be stable for the duration of the positive-going SCL pulse. Data on SDA must change only when SCL is LOW. If SDA changes state while SCL is HIGH, the serial interface interprets that action as a start or stop sequence. There are six components to serial bus operation:

- Start signal
- Slave address byte
- Block Pointer
- Base register address byte
- Data byte to read or write
- Stop signal

When the serial interface is inactive (SCL and SDA are HIGH) communications are initiated by sending a start signal. The start signal is a HIGH-to-LOW transition on SDA while SCL is HIGH. This signal alerts all slaved devices that a data transfer sequence is coming.

The first eight bits of data transferred after a start signal comprise a seven bit slave address (the first seven bits) and a single  $\overline{R/W}$  bit (the eighth bit). The  $\overline{R/W}$  bit indicates the direction of data transfer, read from or write to the slave device. If the transmitted slave address matches the address of the device (set by the state of the SA2-0 input pins in Table 20), the TMC22x5yA acknowledges by bringing SDA LOW on the 9th SCL pulse. If the addresses do not match, the TMC22x5yA does not acknowledge.

## Table 25. Serial Port Addresses

bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1
A <sub>6</sub> (MSB)	A5	<b>A</b> 4	A3	A2 (SA2)	A1 (SA1)	A0 (SA0)
1	0	1	1	0	0	0
1	0	1	1	0	0	1
1	0	1	1	0	1	0
1	0	1	1	0	1	1
1	0	1	1	1	0	0
1	0	1	1	1	0	1
1	0	1	1	1	1	0
1	0	1	1	1	1	1

#### Data Transfer via Serial Interface

For each byte of data read or written, the MSB is the first bit; that is, bit 7 of the 8-bit sequence.

If the TMC22x5yA does not acknowledge the master device during a write sequence, the SDA remains HIGH so the master can generate a stop signal. If the master device does not acknowledge the TMC22x5yA during a read sequence, the Decoder interprets this as "end of data." The SDA remains HIGH so the master can generate a stop signal.

Writing data to specific control registers of the TMC22x5yA requires that the 8-bit address of the control register of interest be written after the slave address has been established. This control register address is the base address for subsequent write operations. The base address autoincrements by one for each byte of data written after the data byte intended for the base address. If more bytes are transferred than there are available addresses, the address will not increment and remain at its maximum value of 3Fh. Any base address higher than 3Fh will not produce an ACKnowledge signal.

Data are read from the control registers of the TMC22x5yA in a similar manner. Reading requires two data transfer operations:

The base address must be written with the  $R/W \setminus bit$  of the slave address byte LOW to set up a sequential read operation.

Reading (the  $\overline{R/W}$  bit of the slave address byte HIGH) begins at the previously established base address. The address of the read register autoincrements after each byte is transferred.

To terminate a write sequence to the TMC22x5yA, a stop signal must be sent. A stop signal comprises a LOW-to-HIGH transition of SDA while SCL is HIGH. To terminate a read sequence simply do not acknowledge (NOACK) the last byte received and the TMC22x5yA will terminate the sequence.

A repeated start signal occurs when the master device driving the serial interface generates a start signal without first generating a stop signal to terminate the current communication. This is used to change the mode of communication (read, write) between the slave and master without releasing the serial interface lines.

#### Serial Interface Read/Write Examples

Write to one control register

- Start signal
- Slave Address byte ( $\overline{R/W}$  bit = LOW)
- Block Pointer (00)
- · Base Address byte
- Data byte to base address
- Stop signal

Write to four consecutive XLUT locations

- Start signal
- Slave Address byte ( $\overline{R/W}$  bit = LOW)
- Block Pointer (01)
- Base Address byte
- Data byte to base address
- Data byte to (base address + 1)
- Data byte to (base address + 2)
- Data byte to (base address + 3)
- Stop signal

#### Read from one XLUT location

- · Start signal
- Slave Address byte ( $\overline{R/W}$  bit = LOW)




Figure 35. Serial Port Read/Write Timing


#### REV. 1.0.0 2/4/03

- Block Pointer (01)
- Base Address byte
- Stop signal
- Start signal
- Slave Address byte ( $\overline{R/W}$  bit = HIGH)
- Data byte from base address
- Stop signal

Read from four consecutive control registers

- Start signal
- Slave Address byte ( $\overline{R/W}$  bit = LOW)
- Block Pointer (00)


- Base Address byte
- Stop signal
- Start signal
- Slave Address byte ( $\overline{R/W}$  bit = HIGH)
- Data byte from base address
- Data byte from (base address + 1)
- Data byte from (base address + 2)
- Data byte from (base address + 3)
- Stop signal



#### \*Note:

To read from the XLUT, the initial read must be a dummy read. This means, for example, to read back XLUT location 0x02, read back location 0x01, then read back 0x02 and ignore the information read back from the 0x01 location. This only needs to be done once in a sequence. To read back the entire XLUT, set the pointer to 0xFF and ignore the data read from this register. The pointer will then auto-increment to 0x00 allowing the next 256 locations read to be valid.

# **Equivalent Circuits and Threshold Levels**






Figure 38. Equivalent Digital Input Circuit

Figure 39. Equivalent Digital Output




Figure 40. Threshold Levels for Three-state

# Absolute Maximum Ratings (beyond which the device may be damaged)<sup>1</sup>

Parameter	Min.	Max.	Unit
Power Supply voltage	-0.5	+7.0	V
Digital Inputs			
Applied Voltage	-0.5	V <sub>DD</sub> +0.5	V
Forced current <sup>3, 4</sup>	-20.0	+20.0	mA
Digital Outputs			
Applied voltage <sup>2</sup>	-0.5	VDD+0.5	V
Forced current <sup>3, 4</sup>	-3.0	+6.0	mA
Short circuit duration (single output in HIGH state to ground)		1 second	
Analog Output Short circuit duration (all outputs to ground)		infinite	
Temperature			
Operating, ambient	-20	110	°C
junction		140	°C
Lead, soldering (10 seconds)		300	°C
Vapor Phase soldering (1 minute)		220	°C
Storage		150	°C

#### Notes:

 Absolute maximum ratings are limiting values applied individually while all other parameters are within specified operating conditions. Functional operation under any of these conditions is NOT implied. Performance and reliability are guaranteed only if Operating Conditions are not exceeded.

- 2. Applied voltage must be current limited to specified range.
- 3. Forcing voltage must be limited to specified range.
- 4. Current is specified as conventional current flowing into the device.




Figure 41. Input Timing Parameters

## **Operating Conditions**

Paramete	er	Min.	Nom.	Max.	Units
Vdd	Power Supply Voltage	4.75	5.0	5.25	V
VIH	Input Voltage, Logic HIGH				
	TTL Compatible Inputs	2.0		Vdd	V
	Serial Port (SDA and SCL)	0.7*VDD			V
VIL	Input Voltage, Logic LOW				
	TTL Compatible Inputs	GND		0.8	V
	Serial Port (SDA and SCL)	GND		0.3*V <sub>DD</sub>	V
ЮН	Output Current, Logic HIGH			-2.0	mA
IOL	Output Current, Logic LOW			4.0	mA
TA	Ambient Temperature, Still Air	0		70	°C
Pixel Inte	rface (input)	ł			
fCLK	Pixel Rate (CKSEL = 0)	10		18	MHz
	Master Clock Rate = 2X pixel rate $(CKSEL = 1)^{1}$	20		36	MHz
<b>t</b> PWHCK	CLOCK pulse width, HIGH	8			ns
<b>t</b> PWLCK	CLOCK pulse width, LOW	13			ns
tSP	Pixel Data Input Setup Time	8			ns
tHP	Pixel Data Input Hold Time	2			ns
tSP	HSYNC, VSYNC, and BUFFER setup time	5			ns
tHP	HSYNC, VSYNC, and BUFFER hold time	6			ns

#### Notes:

1. Tested at fCLK = 30MHz

To aid in the understanding of the timing relationship between the PXCK and LDV clock, when the LDV signal is used as the TMC22x5yA output clock, the following block diagram of the TMC22x5yA output stage is provided.




Figure 42. Functional Block Diagram of the TMC22x5yA G/Y, B/U, and R/V Output Stage

# **Operating Conditions** (continued)

Paran	neter	Min.	Nom.	Max.	Units
Pixel	Interface (output)				
tpod	CLOCK to DHSYNC and DVYSNC, AVOUT, and FID[2:0] Propagation Time	4	15	18	ns
tpod	CLOCK to data, Propagation Time	4	15	18	ns
tpod	Int. or Ext. LDV to data, Propagation Time	4	15	18	ns
tHOD	Clock to DHSYNC and DVSYNC, AVOUT, and FID[2:0] Hold Time	2.5			ns
tHOD	Clock to Data, Hold Time	2.5			ns
tHOD	Int. or Ext. LDV to Data, Hold Time	2.5			ns
<b>t</b> ENA	Enable to Low Z on Output Data		23	30	ns
tDIS	Disable to High Z on Output Data		23	30	ns
<b>t</b> CLH	CLOCK to LDV (i/p) signal HIGH	9		0	ns
<b>t</b> CLH	CLOCK to LDV (o/p) signal HIGH		10	14	ns




Figure 43. Output Timing Parameters

## **Operating Conditions** (continued)

Paramete	er	Min.	Nom.	Max.	Units
Parallel M	Aicroprocessor Interface				
<b>t</b> PWLCS	CS Pulse Width, LOW	2			Pixels
<b>t</b> PWHCS	CS Pulse Width, HIGH	3			Pixels
tSA	Address Setup Time	8			ns
tHA	Address Hold Time	2			ns
tSD	Data Setup Time (write)	8			ns
tHD	Data Hold Time (write)	2			ns
Serial Mi	croprocessor Interface	·			
t <sub>DAL</sub>	SCL Pulse Width , LOW	1.0			μs
tDAH	SCL Pulse Width, HIGH	0.48			μs
<b>t</b> STAH	Hold Time for START or Repeated START	0.48			μs
<b>t</b> STASU	Setup Time for START or Repeated START	0.48			μs
tSTOSU	Setup time for STOP	0.48			μs
<b>t</b> BUFF	Bus Free Time Betweeen a STOP and a START condition	1.0			μs
tDSU	Data Setup Time	80			ns

## **Electrical Characteristics**

Paran	neter	Conditions	Min.	Тур.	Max.	Units
IDD	Power Supply Current <sup>1</sup>	VDD = Max, fPXCK = 27MHz		225	275	mA
IDDQ	Power Supply Current, Disabled	V <sub>DD</sub> = Max			50	mA
Iн	Input Current, HIGH	VDD = Max, VIN = VDD			±10	μΑ
١ <sub>IL</sub>	Input Current, LOW	V <sub>DD</sub> = Max, V <sub>IN</sub> = 0V			±10	μΑ
Iozh	Hi-Z Output Leakage Current, Output HIGH	VDD = Max, VIN = VDD			±10	μA
Iozl	Hi-Z Output Leakage Current, Output LOW	VDD = Max, VIN = 0V			±10	μΑ
los	Short-Circuit Current		-20		-80	mA
Vон	Output Voltage, HIGH	G/Y9-0, etc <sup>2</sup> ., IOH = MAX	2.4			V
Vol	Output Voltage, LOW	G/Y9-0, etc <sup>2</sup> ., IOL = MAX			0.4	V
		SDA, IOL = 3mA			0.4	V
		SDA, I <sub>OL</sub> = 6mA			0.6	V
Сі	Digital Input Capacitance			4	10	pF
Co	Digital Output Capacitance			10		pF

### Notes:

1. Typical IDD with VDD = NOM and TA = NOM, Maximum IDD with VDD = 5.25V and TA =  $70^{\circ}$ C

2. G/Y[9:0], B/Y[9:0], R/V[9:0], DVSYNC, DHSYNC, LDV, AVOUT, FID[2:0]

## **Switching Characteristics**

Param	eter	Conditions	Min.	Тур.	Max.	Units
tDOZ	Output Delay, $\overline{CS}$ to low-Z		9			ns
tHOM	Output Hold Time, $\overline{CS}$ to high-Z		10			ns
tDOM	Output Delay, $\overline{CS}$ to Data Valid			30	40	ns

Note:

Timing reference points are at the 50% level, digital output load <40pF.

# **System Performance Characteristics**

Parame	ter	Conditions	Min.	Тур.	Max.	Units
RES	Video Processing Resolution	TMC2205xA		8		bits
		TMC2215xA		10		bits

### **Programming Examples**

Standard:	NTSC-M
Mode:	Line-Locked
Input Format:	13.5 Composite
Output Format:	RGB (0-1023) Sync on Green
Decoder:	Adaptive 3-Line Chroma Comb Filter

#### **Register Map:**

	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
0	D8	01	00	A1	20	28	00	10	40	00	12	00	00	04	24	09
1	5A	56	2E	D2	23	00	00	2C	1B	90	13	49	F0	01	00	00
2	40	F8	E0	43	00	00	07	00	00	00	00	00	00	00	00	00
3	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00

- Standard: NTSC
  - Mode: Line-Locked
- Input Format: NTSC Composite
- Output Format: D1 Component
  - **Decoder:** 3 Line Adaptive Chroma Comb

	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
0	C0	01	00	A1	20	28	00	10	40	00	34	74	80	04	64	08
1	5A	56	2E	D2	23	72	00	00	95	0E	51	49	40	00	00	00
2	40	F8	E0	43	24	25	07	00	00	00	00	00	00	00	00	00
3	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00

### Programming Examples (continued)

Mode: Line-Locked

- Input Format: 13.5 MHz Composite Video
- Output Format: YUV

Decoder: Adaptive 3-Line Comb

#### **Register Map:**

	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
0	D8	01	00	A1	20	28	00	10	40	00	34	00	80	04	64	08
1	5A	56	2E	D2	23	3C	00	2C	1B	90	13	49	F0	01	00	00
2	40	F8	E0	43	24	25	07	00	00	00	00	00	00	00	00	00
3	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00

- Standard: PAL
  - Mode: Line-Locked
- Input Format: Composite
- Output Format: YUV
  - Decoder: Adaptive 3-Line Comb

	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
0	DB	01	00	24	08	00	24	15	40	08	36	00	C0	04	54	09
1	60	53	32	CE	23	01	00	00	00	3E	03	49	00	05	00	00
2	90	15	13	54	24	25	07	00	00	00	00	00	00	00	00	00
3	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00

### Programming Examples (continued)

Standard:	PAL
Mode:	Line-Locked
Input Format:	PAL-YC
Output Format:	Y, Cb, Cr (D1 Out)

Decoder:

Register Map: No Comb

	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
0	D3	07	00	00	20	00	00	0C	40	08	24	60	03	00	0B	0A
1	60	53	44	D2	23	00	00	00	88	BF	3C	49	40	00	00	00
2	90	15	13	54	00	00	00	00	00	00	00	00	00	00	00	00
3	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00

Standard: N	TSC-M
-------------	-------

Mode: D1 Mode

Input Format: D1, CBYCR [Y] multiplexed data w/embedded TRS words

Output Format: D1 Output

Decoder: 2 Line Chroma comb of CBCR data

	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
0	C0	1F	37	E3	20	00	00	0C	40	40	34	60	09	04	F8	02
1	5A	47	35	D2	23	00	0A	00	00	00	00	49	40	00	00	00
2	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
3	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00

### Programming Examples (continued)

Standard:	NTSC-M
Mode:	D1 Mode
Input Format:	D1, CBYCR [Y] Multiplexed Data w/TRS
Output Format:	YCBCR, Output DHSync + DVSync
Decoder:	Simple Transcoder

### **Register Map:**

	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
0	C0	1F	37	E3	20	00	00	0C	40	40	34	00	09	04	0A	02
1	5A	47	35	D2	23	00	0A	00	00	00	00	49	40	00	00	00
2	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
3	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00

- Standard: NTSC-M
  - Mode: D1 Mode
- **Input Format:** YCBCR
- Output Format: D1, CBYCR [Y] Multiplexed Data with TRS
  - Decoder: Simple Transcoder

	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
0	C0	0F	07	A3	20	00	00	0C	40	00	34	60	09	04	0A	02
1	5A	47	35	D2	23	00	00	00	00	00	00	49	40	00	00	00
2	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
3	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00

### **Programming Worksheet**

Standard:

Mode:

**Input Format:** 


**Output Format:** 


**Decoder:** 


**Register Map:** 

	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
0																
1																
2								xx	XX	xx	xx	хх	хх	xx	хх	xx

The DRS appears on the output at the rate.







REV. 1.0.0 2/4/03


### Notes


### Mechanical Dimensions – 100 Lead MQFP Package


Cumbal	Inc	hes	Millim	neters	Notes
Symbol	Min.	Max.	Min.	Max.	Notes
А	_	.134	_	3.40	
A1	.010	—	.25	—	
A2	.100	.120	2.55	3.05	
В	.009	.015	.23	.38	3, 5
С	.005	.009	.13	.23	5
D	.904	.923	22.95	23.45	
D1	.783	.791	19.90	20.10	
Е	.667	.687	16.95	17.45	
E1	.547	.555	13.90	14.10	
е	.0256	BSC	.65	BSC	
L	.025	.037	.65	.95	4
Ν	1(	00	1(	00	
ND	3	0	3	0	
NE	2	0	2	0	
α	0°	<b>7</b> °	0°	<b>7</b> °	
CCC	_	.004	_	.10	

#### Notes:

- 1. All dimensions and tolerances conform to ANSI Y14.5M-1982.
- 2. Controlling dimension is millimeters.
- 3. Dimension "B" does not include dambar protrusion. Allowable dambar protrusion shall be .08mm (.003in.) maximum in excess of the "B" dimension. Dambar cannot be located on the lower radius or the foot.
- 4. "L" is the length of terminal for soldering to a substrate.
- 5. "B" & "C" includes lead finish thickness.







## **Ordering Information**

Product Number	Temperature Range	Decoding	Resolution	Package	Package Marking
TMC22051AKHC	0°C to 70°C	Simple	8 bit	100-Lead MQFP	22051AKHC
TMC22052AKHC	0°C to 70°C	2-Line Comb	8 bit	100-Lead MQFP	22052AKHC
TMC22053AKHC	0°C to 70°C	3-Line Comb	8 bit	100-Lead MQFP	22053AKHC
TMC22151AKHC	0°C to 70°C	Simple	10 bit	100-Lead MQFP	22151AKHC
TMC22152AKHC	0°C to 70°C	2-Line Comb	10 bit	100-Lead MQFP	22152AKHC
TMC22153AKHC	0°C to 70°C	3-Line Comb	10 bit	100-Lead MQFP	22153AKHC

For additional information regarding our products, please visit CADEKA at: cadeka.com

CADEKA Headquarters Loveland, Colorado T: 970.663.5452

T: 877.663.5452 (toll free)

CADEKA, the CADEKA logo design, COMLINEAR and the COMLINEAR logo design are trademarks or registered trademarks of CADEKA Microcircuits LLC. All other brand and product names may be trademarks of their respective companies.

CADEKA reserves the right to make changes to any products and services herein at any time without notice. CADEKA does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by CADEKA; nor does the purchase, lease, or use of a product or service from CADEKA convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual property rights of CADEKA or of third parties.

Copyright ©2007-2008 by CADEKA Microcircuits LLC. All rights reserved.

