
ULTRA LOW POWER SIX-CHANNEL DIGITAL ISOLATOR

Features

- High-speed operation: DC - 150 Mbps
- Low propagation delay: <10 ns typical
- Wide Operating Supply Voltage: 2.75-5.5 V
- Ultra low power 5 V Operation:
 - <1.25 mA per channel at 1 Mbps
 - <2 mA per channel at 10 Mbps
 - <6 mA per channel at 100 Mbps
 - 2.75 V Operation:
 - <1.25 mA per channel at 1 Mbps RoHS-compliant
 - <2 mA per channel at 10 Mbps
 - <4 mA per channel at 100 Mbps

- Precise timing: 2 ns pulse width distortion 1 ns channel-channel matching 2 ns pulse width skew
- Up to 2500 V_{RMS} isolation
- Transient Immunity: 25 kV/µs
- DC correct
- No start-up initialization required
- <30 µs startup time
- High temperature operation: 125 °C at 150 Mbps
- Narrow body SOIC-16 package



Applications

- Isolated switch mode supplies
- Isolated ADC, DAC
- Motor control
- Power factor correction systems


Safety Regulatory Approvals*

- UL recognition: 2500 V_{RMS} for 1 Minute per UL1577
- CSA component acceptance notice
- VDE certification conformity
 - IEC 60747-5-2 (VDE0884 Part 2)

Description

Silicon Lab's family of ultra low power digital isolators are CMOS devices that employ an RF coupler to transmit digital information across an isolation barrier. Very high speed operation at low power levels is achieved. These devices are available in a 16-pin narrow body SOIC package. Two speed grade options (1 and 150 Mbps) are available and achieve typical propagation delays of less than 10 ns.

Block Diagram



*Note: Pending.

Si8460/61/62/63

This information applies to a product under development. Its characteristics and specifications are subject to change without notice.



TABLE OF CONTENTS

<u>Section</u>	<u>Page</u>
1. Electrical Specifications	4
2. Typical Performance Characteristics	
3. Application Information	
3.1. Theory of Operation	
3.2. Eye Diagram	19
4. Layout Recommendations	
4.1. Supply Bypass	
4.2. Input and Output Characteristics	
4.3. RF Radiated Emissions	
4.4. RF Immunity and Common Mode Transient Immunity	23
5. Pin Descriptions	
6. Ordering Guide	
7. Package Outline: 16-Pin Narrow Body SOIC	
8. Top Marking	
Contact Information	



1. Electrical Specifications

Table 1. Electrical Characteristics¹

 $(V_{DD1} = 5 V \pm 10\%, V_{DD2} = 5 V \pm 10\%, T_A = -40 \text{ to } 125 \text{ °C}; \text{ applies to narrow-body SOIC package})$

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
High Level Input Voltage	V _{IH}		2.0	_	_	V
Low Level Input Voltage	V_{IL}		_	_	0.8	V
High Level Output Voltage	V _{OH}	loh = –4 mA	$V_{DD1}, V_{DD2} - 0.4$	4.8	_	V
Low Level Output Voltage	V _{OL}	lol = 4 mA	_	0.2	0.4	V
Input Leakage Current	ΙL		_	_	±10	μA
Output Impedance	Z _O	VDD = 5 V, 25 °C	_	50 ²	_	Ω
	DC Supply	Current (All inputs 0	V or at Supply)			
Si8460Ax, Bx						
V_{DD1}		All inputs 0 DC	_	2	TBD	
V_{DD2}		All inputs 0 DC	_	3	TBD	mA
V_{DD1}		All inputs 1 DC	_	7	TBD	
V_{DD2}		All inputs 1 DC	_	3	TBD	
Si8461Ax, Bx						
V_{DD1}		All inputs 0 DC	_	2	TBD	
V_{DD2}		All inputs 0 DC	_	3	TBD	mA
V_{DD1}		All inputs 1 DC	_	7	TBD	
V_{DD2}		All inputs 1 DC	_	4	TBD	
Si8462Ax, Bx						
V_{DD1}		All inputs 0 DC	_	3	TBD	
V_{DD2}		All inputs 0 DC	_	3	TBD	mA
V_{DD1}		All inputs 1 DC	_	6	TBD	
V_{DD2}		All inputs 1 DC	_	6	TBD	
Si8463Ax, Bx						
V_{DD1}		All inputs 0 DC	_	3	TBD	
V_{DD2}		All inputs 0 DC	_	3	TBD	mA
V_{DD1}		All inputs 1 DC	_	6	TBD	
V_{DD2}^{-}		All inputs 1 DC	_	6	TBD	
	urrent (All in	nputs = 500 kHz squa	are wave, CI = 15 pl	on all out	puts)	ı
Si8460Ax, Bx						
V_{DD1}			_	5	TBD	mA
V_{DD2}			_	4	TBD	
Si8461Ax, Bx						
V _{DD1}			_	5	TBD	mA
V_{DD2}			_	4	TBD	
Notes:	<u> </u>	<u> </u>	<u> </u>			-

- 1. Electrical specification values are preliminary. Various specifications will be adjusted to reflect actual performance as final product characterization data becomes available.
- 2. The nominal output impedance of an isolator driver channel is approximately 50 Ω , ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be terminated with 50 Ω controlled impedance
- 3. t_{PSK(P-P)} is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
- 4. Start-up time is the time period from the application of power to valid data at the output.



Table 1. Electrical Characteristics¹ (Continued)

(V_{DD1} = 5 V±10%, V_{DD2} = 5 V±10%, T_A = -40 to 125 °C; applies to narrow-body SOIC package)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Si8462Ax, Bx						
V_{DD1}			_	5	TBD	mA
V_{DD2}			_	4	TBD	
Si8463Ax, Bx				_	TDD	
V_{DD1}			_	5 4	TBD TBD	mA
V _{DD2}	0	Secretary FO NALL				
	Current (All	inputs = 50 MHz squ	lare wave, CI = 15 p	or on all ou	itputs)	1
Si8460Bx				7	TBD	т Л
$egin{array}{c} oldsymbol{V}_{DD1} \ oldsymbol{V}_{DD2} \end{array}$			_	28	TBD	mA
Si8461Bx				20	100	
V _{DD1}				14	TBD	mA
V _{DD2}			_	33	TBD	1117 (
Si8462Bx						
V _{DD1}			_	20	TBD	mA
V_{DD2}			_	27	TBD	
Si8463Bx						
V_{DD1}			_	18	TBD	mA
V_{DD2}			_	18	TBD	
		Timing Characteris	stics			
Si846xA						
Maximum Data Rate			0	_	1	Mbps
Minimum Pulse Width			_	_	250	ns
Propagation Delay	t _{PHL} , t _{PLH}	See Figure 1	_	_	35	ns
Pulse Width Distortion	PWD	See Figure 1	_	_	25	ns
t _{PLH} - t _{PHL}						
Propagation Delay Skew ³	t _{PSK(P-P)}		_	_	40	ns
Channel-Channel Skew	t _{PSK}		_	_	35	ns
Si846xB	l		ı	l.		1
Maximum Data Rate			0	_	150	Mbps
Minimum Pulse Width			_	_	6	ns
Propagation Delay	t _{PHL} , t _{PLH}	See Figure 1	5	8	15	ns
Pulse Width Distortion	PWD	See Figure 1	_	_	3	ns
t _{PLH} - t _{PHL}		Ĭ				
Propagation Delay Skew ³	t _{PSK(P-P)}		_	_	10	ns
Notes:	. , ,		1	1	1	1

Notes:

- 1. Electrical specification values are preliminary. Various specifications will be adjusted to reflect actual performance as final product characterization data becomes available.
- 2. The nominal output impedance of an isolator driver channel is approximately 50 Ω , ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be terminated with 50 Ω controlled impedance PCB traces.
- **3.** t_{PSK(P-P)} is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
- 4. Start-up time is the time period from the application of power to valid data at the output.



Table 1. Electrical Characteristics¹ (Continued)

 $(V_{DD1} = 5 V \pm 10\%, V_{DD2} = 5 V \pm 10\%, T_A = -40 \text{ to } 125 \text{ °C}; \text{ applies to narrow-body SOIC package})$

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Channel-Channel Skew	t _{PSK}		_	_	3	ns
For All Models						
Output Rise Time	t _r	$C_L = 15 \text{ pF}$ See Figure 1	_	2	_	ns
Output Fall Time	t _f	C _L = 15 pF See Figure 1	_	2	_	ns
Common Mode Transient Immunity	CMTI	$V_I = V_{DD}$ or 0 V	20	25	_	kV/μs
Start-up Time ⁴	t _{SU}		_	30	_	μs

Notes:

- **1.** Electrical specification values are preliminary. Various specifications will be adjusted to reflect actual performance as final product characterization data becomes available.
- 2. The nominal output impedance of an isolator driver channel is approximately 50 Ω , ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be terminated with 50 Ω controlled impedance PCB traces.
- **3.** t_{PSK(P-P)} is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
- 4. Start-up time is the time period from the application of power to valid data at the output.




Figure 1. Propagation Delay Timing



Table 2. Electrical Characteristics¹

 $(V_{DD1} = 3.3 \text{ V} \pm 10\%, V_{DD2} = 3.3 \text{ V} \pm 10\%, T_A = -40 \text{ to } 125 \,^{\circ}\text{C}$; applies to narrow-body SOIC package)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
High Level Input Voltage	V _{IH}		2.0	_	_	V
Low Level Input Voltage	V _{IL}		_	_	0.8	V
High Level Output Voltage	V _{OH}	loh = –4 mA	$V_{DD1}, V_{DD2} - 0.4$	3.1	_	V
Low Level Output Voltage	V _{OL}	lol = 4 mA	_	0.2	0.4	V
Input Leakage Current	ΙL		_	_	±10	μA
DC Supply Current (All inputs 0 V or at supply)						
Si8460Ax, Bx						
V_{DD1}		All inputs 0 DC	_	2	TBD	
V_{DD2}		All inputs 0 DC	_	3	TBD	mΑ
V_{DD1}		All inputs 1 DC	_	7	TBD	
V_{DD2}		All inputs 1 DC	_	3	TBD	
Si8461Ax, Bx						
V_{DD1}		All inputs 0 DC	_	2	TBD	
V_{DD2}		All inputs 0 DC	_	3	TBD	mA
V_{DD1}		All inputs 1 DC	_	7	TBD	
V_{DD2}		All inputs 1 DC	_	4	TBD	
Si8462Ax, Bx						
V_{DD1}		All inputs 0 DC	_	3	TBD	
V_{DD2}		All inputs 0 DC	_	3	TBD	mA
V_{DD1}		All inputs 1 DC	_	6	TBD	
V_{DD2}		All inputs 1 DC	_	6	TBD	
Si8463Ax, Bx						
V_{DD1}		All inputs 0 DC	_	3	TBD	
V_{DD2}		All inputs 0 DC	_	3	TBD	mA
$V_{DD1}^{}$		All inputs 1 DC	_	6	TBD	
V_{DD2}^{-1}		All inputs 1 DC	_	6	TBD	
1 Mbps Supply Curre	ent (All inpu	ts = 500 kHz squar	e wave, CI = 15 pF	on all outp	outs)	
Si8460Ax, Bx						
V _{DD1}			_	5	TBD	mA
V_{DD2}			_	4	TBD	
Si8461Ax, Bx						
V_{DD1}			_	5	TBD	mA
V_{DD2}			-	4	TBD	
Si8462Ax, Bx						
V_{DD1}			_	5	TBD	mA
V_{DD2}			_	4	TBD	
Notes:	<u>l</u>	<u> </u>			1	I

Notes:

- 1. Electrical specification values are preliminary. Various specifications will be adjusted to reflect actual performance as final product characterization data becomes available.
- 2. t_{PSK(P-P)} is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
- 3. Start-up time is the time period from the application of power to valid data at the output.



Table 2. Electrical Characteristics¹ (Continued)

 $(V_{DD1} = 3.3 \text{ V} \pm 10\%, V_{DD2} = 3.3 \text{ V} \pm 10\%, T_A = -40 \text{ to } 125 \,^{\circ}\text{C}$; applies to narrow-body SOIC package)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Si8463Ax, Bx						
V_{DD1}			_	5	TBD	mA
V _{DD2}				4	TBD	
100 Mbps Supply Cu	ırrent (All inp	uts = 50 MHz squa	re wave, CI = 15 p	F on all ou	tputs)	
Si8460Bx					TDD	
$V_{DD1} \ V_{DD2}$			_	6 21	TBD TBD	mA
Si8461Bx				21	100	
V _{DD1}				10	TBD	mA
V_{DD2}			_	19	TBD	
Si8462Bx						
V_{DD1}			_	12	TBD	mA
V_{DD2}			_	16	TBD	
Si8463Bx						
V_{DD1}			_	13	TBD	mA
V_{DD2}	<u> </u>		_	13	TBD	
	Tir	ning Characteristi	cs			
Si846xA						
Maximum Data Rate			0	_	1	Mbps
Minimum Pulse Width			_	_	250	ns
Propagation Delay	t_{PHL}, t_{PLH}	See Figure 1	_	_	35	ns
Pulse Width Distortion	PWD	See Figure 1	_	_	25	ns
t _{PLH} - t _{PHL}						
Propagation Delay Skew ²	t _{PSK(P-P)}		_	_	40	ns
Channel-Channel Skew	t _{PSK}		_	_	35	ns
Si846xB						
Maximum Data Rate			0	_	150	Mbps
Minimum Pulse Width			_	_	6	ns
Propagation Delay	t _{PHL} , t _{PLH}	See Figure 1	5	8	15	ns
Pulse Width Distortion	PWD	See Figure 1	_	_	3	ns
t _{PLH} - t _{PHL}						
Propagation Delay Skew ²	t _{PSK(P-P)}		_		10	ns
Channel-Channel Skew	t _{PSK}		_		3	ns
For All Models						
Output Rise Time	t _r	$C_L = 15 pF$ See Figure 1	_	2	_	ns
Notes:	1		1	ı	1	1

Notes:

- 1. Electrical specification values are preliminary. Various specifications will be adjusted to reflect actual performance as final product characterization data becomes available.
- 2. t_{PSK(P-P)} is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
- 3. Start-up time is the time period from the application of power to valid data at the output.



Table 2. Electrical Characteristics¹ (Continued) $(V_{DD1} = 3.3 \text{ V} \pm 10\%, V_{DD2} = 3.3 \text{ V} \pm 10\%, T_A = -40 \text{ to } 125 \text{ °C}; \text{ applies to narrow-body SOIC package})$

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Output Fall Time	t _f	C _L = 15 pF See Figure 1	_	2	_	ns
Common Mode Transient Immunity at Logic Low Output	CMTI	$V_I = V_{DD}$ or 0 V	20	25	_	kV/μs
Start-up Time ³	t _{SU}		_	30	_	μs

Notes:

- 1. Electrical specification values are preliminary. Various specifications will be adjusted to reflect actual performance as final product characterization data becomes available.
- 2. $t_{PSK(P-P)}$ is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
- 3. Start-up time is the time period from the application of power to valid data at the output.

Table 3. Electrical Characteristics¹

 $(V_{DD1}$ = 2.75 V, V_{DD2} = 2.75 V, T_A = -40 to 125 °C; applies to narrow-body SOIC package)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
High Level Input Voltage	V _{IH}		2.0	_	_	V
Low Level Input Voltage	V _{IL}		_	_	8.0	V
High Level Output Voltage	V _{OH}	loh = –4 mA	V _{DD1} ,V _{DD2} – 0.4	2.3	_	V
Low Level Output Voltage	V _{OL}	lol = 4 mA	_	0.2	0.4	V
Input Leakage Current	ΙL		_	_	±10	μA
D	C Supply C	Gurrent (All inputs 0	V or at supply)			
Si8460Ax, Bx						
V_{DD1}		All inputs 0 DC	_	2	TBD	
V_{DD2}		All inputs 0 DC	_	3	TBD	mA
V_{DD1}		All inputs 1 DC	_	7	TBD	
V_{DD2}^{-1}		All inputs 1 DC	_	3	TBD	
Si8461Ax, Bx						
V_{DD1}		All inputs 0 DC	_	2	TBD	
V_{DD2}		All inputs 0 DC	_	3	TBD	mA
V_{DD1}		All inputs 1 DC	_	7	TBD	
V_{DD2}		All inputs 1 DC	_	4	TBD	
Si8462Ax, Bx						
V_{DD1}		All inputs 0 DC	_	3	TBD	
V_{DD2}		All inputs 0 DC	_	3	TBD	mA
V _{DD1}		All inputs 1 DC	_	6	TBD	
V_{DD2}		All inputs 1 DC	_	6	TBD	
Si8463Ax, Bx		<u> </u>				
V _{DD1}		All inputs 0 DC	_	3	TBD	
V_{DD2}		All inputs 0 DC	_	3	TBD	mA
V_{DD1}		All inputs 1 DC	_	6	TBD	
V_{DD2}		All inputs 1 DC	_	6	TBD	
1 Mbps Supply Cur	rent (All inp	uts = 500 kHz squar	e wave, CI = 15 pF	on all outp	outs)	
Si8460Ax, Bx					-	
V_{DD1}			_	5	TBD	mA
V_{DD2}			_	4	TBD	
Si8461Ax, Bx						
V_{DD1}			_	5	TBD	mA
V_{DD2}			_	4	TBD	
Si8462Ax, Bx						
V_{DD1}			_	5	TBD	mA
V_{DD2}			_	4	TBD	
Notaci				-		

Notes:

- **1.** Electrical specification values are preliminary. Various specifications will be adjusted to reflect actual performance as final product characterization data becomes available.
- 2. t_{PSK(P-P)} is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
- 3. Start-up time is the time period from the application of power to valid data at the output.



Table 3. Electrical Characteristics 1 (Continued) ($V_{DD1} = 2.75 \text{ V}, V_{DD2} = 2.75 \text{ V}, T_A = -40 \text{ to } 125 \,^{\circ}\text{C}$; applies to narrow-body SOIC package)

ļ			Тур		Unit			
		_	5	TBD	mA			
		_						
100 Mbps Supply Current (All inputs = 50 MHz square wave, CI = 15 pF on all outputs)								
			_					
		_			mA			
		_	10	טפו	1			
			a	TRD	mA			
		_						
		_	11	TBD	mA			
		_	13	TBD				
		_			mA			
		_	12	IBD				
Ti	ming Characteristi	CS						
		0	_	1	Mbps			
		_	_	250	ns			
t_{PHL},t_{PLH}	See Figure 1	_	_	35	ns			
PWD	See Figure 1	_	_	25	ns			
t _{PSK(P-P)}		_	_	40	ns			
t _{PSK}		_	_	35	ns			
1				I	1			
		0	_	150	Mbps			
		_	_	6	ns			
t _{PHL} , t _{PLH}	See Figure 1	5	8	15	ns			
PWD	See Figure 1	_	_	3	ns			
t _{PSK(P-P)}		_	_		ns			
t _{PSK}		_	_	3	ns			
t _r	C _L = 15 pF See Figure 1	_	2	_	ns			
	t _{PHL} , t _{PLH} PWD t _{PSK} t _{PHL} , t _{PLH} PWD t _{PSK}	Timing Characteristi t _{PHL} ,t _{PLH} See Figure 1 PWD See Figure 1 t _{PSK} t _{PHL} , t _{PLH} See Figure 1 t _{PSK} t _{PHL} , t _{PLH} See Figure 1 t _{PSK} C _L = 15 pF	Timing Characteristics Timing Characteristics Timing Characteristics	— 4 4	— 4 TBD			

Notes:

- 1. Electrical specification values are preliminary. Various specifications will be adjusted to reflect actual performance as final product characterization data becomes available.
- 2. t_{PSK(P-P)} is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
- 3. Start-up time is the time period from the application of power to valid data at the output.



Si8460/61/62/63

Table 3. Electrical Characteristics¹ (Continued)

 $(V_{DD1} = 2.75 \text{ V}, V_{DD2} = 2.75 \text{ V}, T_A = -40 \text{ to } 125 \text{ °C}; \text{ applies to narrow-body SOIC package})$

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Output Fall Time	t _f	C _L = 15 pF See Figure 1	_	2	_	ns
Common Mode Transient Immunity at Logic Low Output	CMTI	$V_I = V_{DD}$ or 0 V	20	25	_	kV/μs
Start-up Time ³	t _{SU}		_	30	_	μs

Notes:

- 1. Electrical specification values are preliminary. Various specifications will be adjusted to reflect actual performance as final product characterization data becomes available.
- 2. t_{PSK(P-P)} is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
- 3. Start-up time is the time period from the application of power to valid data at the output.

Table 4. Absolute Maximum Ratings

Parameter	Symbol	Min	Тур	Max	Unit
Storage Temperature	T _{STG}	-65	_	150	°C
Ambient Temperature Under Bias	T _A	-40	_	125	°C
Supply Voltage	V _{DD1} , V _{DD2}	-0.5	_	6	V
Input Voltage	V _I	-0.5	_	V _{DD} + 0.5	V
Output Voltage	V _O	-0.5	_	V _{DD} + 0.5	V
Output Current Drive Channel	L _O	_	_	10	mA
Lead Solder Temperature (10 s)		_	_	260	°C
Maximum Isolation Voltage (1 s)		_	_	3600	V_{RMS}

Note: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to conditions as specified in the operational sections of this data sheet. Exposure to absolute maximum ratings for extended periods may degrade performance.

Table 5. Recommended Operating Conditions

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Ambient Operating Temperature*	T _A	150 Mbps, 15 pF, 5 V	-40	25	125	°C
Supply Voltage	V _{DD1}		2.75	_	5.5	V
	V _{DD2}		2.75	_	5.5	V

*Note: The maximum ambient temperature is dependent on data frequency, output loading, number of operating channels, and supply voltage.

Table 6. Regulatory Information*

CSA

The Si846x is certified under CSA Component Acceptance Notice. For more details, see File 232873.

VDE

The Si846x is certified according to IEC 60747-5-2. For more details, see File 5006301-4880-0001.

UL

The Si846x is certified under UL1577 component recognition program. For more details, see File E257455.

*Note: Pending. All 2.5 kV_{RMS} rated devices are production tested to 3.6 kV_{RMS} for 1 sec. For more information, see "6. Ordering Guide" on page 25.

Table 7. Insulation and Safety-Related Specifications

Parameter	Symbol	Test Condition	Value	Unit
raiametei	Symbol		NB SOIC-16	Onit
Minimum Air Gap (Clearance)	L(IO1)		5.0	mm
Minimum External Tracking (Creepage)	L(IO2)		4.6	mm
Minimum Internal Gap (Internal Clearance)			0.008	mm
Tracking Resistance (Comparative Tracking Index)	CTI	DIN IEC 60112/VDE 0303 Part 1	>175	V
Resistance (Input-Output) ¹	R _{IO}		10 ¹²	Ω
Capacitance (Input-Output) ¹	C _{IO}	f = 1 MHz	2	pF
Input Capacitance ²	C _I		4.0	pF

Notes:

- 1. To determine resistance and capacitance, the Si846x is converted into a 2-terminal device. Pins 1–8 are shorted together to form the first terminal and pins 9–16 are shorted together to form the second terminal. The parameters are then measured between these two terminals.
- 2. Measured from input pin to ground.

Table 8. IEC 60664-1 (VDE 0884 Part 2) Ratings

Parameter	Test Conditions	Specification
Basic isolation group	Material Group	IIIa
	Rated Mains Voltages ≤ 150 V _{RMS}	I-IV
Installation Classification	Rated Mains Voltages ≤ 300 V _{RMS}	I-III
	Rated Mains Voltages ≤ 400 V _{RMS}	I-II



Table 9. IEC 60747-5-2 Insulation Characteristics for Si846xxB*

Parameter	Symbol	Test Condition	Characteristic	Unit
Maximum Working Insulation Voltage	V _{IORM}		560	V peak
		Method a After Environmental Tests Subgroup 1 $(V_{IORM} \times 1.6 = V_{PR}, t_m = 60 \text{ sec}, Partial Discharge < 5 pC)$	896	
Input to Output Test Voltage	V _{PR}	Method b1 ($V_{IORM} \times 1.875 = V_{PR}$, 100% Production Test, $t_m = 1$ sec, Partial Discharge < 5 pC)	1050	V peak
		After Input and/or Safety Test Subgroup 2/3 (V _{IORM} x 1.2 = V _{PR} , t _m = 60 sec, Partial Discharge < 5 pC)	672	
Highest Allowable Overvoltage (Transient Overvoltage, t _{TR} = 10 sec)	V _{TR}		4000	V peak
Pollution Degree (DIN VDE 0110, Table 1)			2	
Insulation Resistance at T _S , V _{IO} = 500 V	R _S		>10 ⁹	Ω

*Note: This isolator is suitable for basic electrical isolation only within the safety limit data. Maintenance of the safety data is ensured by protective circuits. The Si84xx provides a climate classification of 40/125/21.

Table 10. IEC Safety Limiting Values¹

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
raiailletei	Syllibol	rest Condition	IVIIII	Тур	NB SOIC-16	Onit
Case Temperature	T _S		_	_	150	°C
Safety input, output, or supply current	I _S	θ_{JA} = 105 °C/W (NB SOIC-16), V _I = 5.5 V, T _J = 150 °C, T _A = 25 °C	_	_	215	mA
Device Power Dissipation ²	P _D		_	_	415	mW

Notes:

- 1. Maximum value allowed in the event of a failure; also see the thermal derating curve in Figure 2.
- 2. The Si8460 is tested with $V_{DD1} = V_{DD2} = 5.5 \text{ V}$, $T_J = 150 \,^{\circ}\text{C}$, $C_L = 15 \,^{\circ}\text{pF}$, input a 150 Mbps 50% duty cycle square wave.

Table 11. Thermal Characteristics

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
r ai ailietei	Syllibol	rest condition	IVIIII	NB SOIC-16	IVIAA	Ollit
IC Junction-to-Case Thermal Resistance	$\theta_{\sf JC}$	Thermocouple located at center of package	_	45	_	°C/W
IC Junction-to-Air Thermal Resistance	$\theta_{\sf JA}$		_	105		°C/W






Figure 2. (NB SOIC-16) Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN EN 60747-5-2

2. Typical Performance Characteristics




Figure 3. Si8460 Typical V_{DD1} Supply Current vs. Data Rate 5, 3.3, and 2.75 V Operation




Figure 4. Si8460 Typical V_{DD2} Supply Current vs. Data Rate 5, 3.3, and 2.75 V Operation (15 pF Load)




Figure 5. Si8461 Typical V_{DD1} Supply Current vs. Data Rate 5, 3.3, and 2.75 V Operation (15 pF Load)




Figure 6. Si8461 Typical V_{DD2} Supply Current vs. Data Rate 5, 3.3, and 2.75 V Operation (15 pF Load)




Figure 7. Si8462 Typical V_{DD1} Supply Current vs. Data Rate 5, 3.3, and 2.75 V Operation (15 pF Load)




Figure 8. Si8462 Typical V_{DD2} Supply Current vs. Data Rate 5, 3.3, and 2.75 V Operation (15 pF Load)

Rev. 0.1

16




Figure 9. Si8463 Typical V_{DD1} Supply Current vs. Data Rate 5, 3.3, and 2.75 V Operation (15 pF Load)




Figure 10. Si8463 Typical V_{DD2} Supply Current vs. Data Rate 5, 3.3, and 2.75 V Operation (15 pF Load)




Figure 11. Propagation Delay vs. Temperature 5 V Operation




Figure 12. Propagation Delay vs. Temperature 3.3 V Operation




Figure 13. Propagation Delay vs. Temperature 2.75 V Operation

3. Application Information

3.1. Theory of Operation

The operation of an Si846x channel is analogous to that of an opto coupler, except an RF carrier is modulated instead of light. This simple architecture provides a robust isolated data path and requires no special considerations or initialization at start-up. A simplified block diagram for a single Si846x channel is shown in Figure 14.





Figure 14. Simplified Channel Diagram

A channel consists of an RF Transmitter and RF Receiver separated by a semiconductor-based isolation barrier. Referring to the Transmitter, input A modulates the carrier provided by an RF oscillator using on/off keying. The Receiver contains a demodulator that decodes the input state according to its RF energy content and applies the result to output B via the output driver. This RF on/off keying scheme is superior to pulse code schemes as it provides best-in-class noise immunity, low power consumption, and better immunity to magnetic fields. See Figure 15 for more details.





3.2. Eye Diagram

Figure 16 illustrates an eye-diagram taken on an Si8460. For the data source, the test used an Anritsu (MP1763C) Pulse Pattern Generator set to 1000 ns/div. The output of the generator's clock and data from an Si8460 were captured on an oscilloscope. The results illustrate that data integrity was maintained even at the high data rate of 150 Mbps. The results also show that 2 ns pulse width distortion and 250 ps peak jitter were exhibited.




Figure 16. Eye Diagram

4. Layout Recommendations

Dielectric isolation is a set of specifications produced by the safety regulatory agencies from around the world that describes the physical construction of electrical equipment that derives power from a high-voltage power system such as $100-240~V_{AC}$ systems or industrial power systems. The dielectric test (or HIPOT test) given in the safety specifications places a very high voltage between the input power pins of a product and the user circuits and the user touchable surfaces of the product. For the IEC relating to products deriving their power from the $220-240~V_{DC}$ power grids, the test voltage is $2500~V_{AC}$ (or $3750~V_{DC}$ —the peak equivalent voltage).

There are two terms described in the safety specifications:

- Creepage—the distance along the insulating surface an arc may travel.
- Clearance—the distance through the shortest path through air that an arc may travel.

Figure 17 illustrates the accepted method of providing the proper creepage distance along the surface. For a $220-240\ V_{AC}$ application, this distance is 8 mm and the wide body SOIC package must be used. There must be no copper traces within this 8 mm exclusion area, and the surface should have a conformal coating such as solder resist. The digital isolator chip must straddle this exclusion area.




Figure 17. Creepage Distance

4.1. Supply Bypass

The Si846x requires a 1 μ F bypass capacitor between V_{DD1} and GND1 and V_{DD2} and GND2. The capacitor should be placed as close as possible to the package.



4.2. Input and Output Characteristics

The Si846x inputs and outputs are standard CMOS drivers/receivers. Table 12 details powered and unpowered operation of the Si846x.

Table 12. Si846x Operation Table

V _I Input ^{1,2}	VDDI State ^{1,3,4}	VDDO State ^{1,3,4}	V _O Output ^{1,2}	Comments
Н	Р	Р	Н	Enabled, normal operation
L	Р	Р	L	
Х	Р	Р	Hi-Z	Disabled
Х	UP	Р	L	Upon the transition of VDDI from unpowered to powered, $V_{\rm O}$ returns to the same state as $V_{\rm I}$ in less than 1 μs .
Х	UP	Р	Hi-Z	Disabled
Х	Р	UP	L	Upon the transition of VDDI from unpowered to powered, V_O returns to the same state as V_I in less than 1 μ s, if EN is in either the H or NC state.

Notes:

- 1. VDDI and VDDO are the input and output power supplies. V_I and V_O are the respective input and output terminals.
- **2.** X = not applicable; H = Logic High; L = Logic Low; Hi-Z = High Impedance.
- 3. "Powered" state (P) is defined as 2.75 V < VDD < 5.5 V.
- **4.** "Unpowered" state (UP) is defined as VDD = 0 V.

4.3. RF Radiated Emissions

The Si846x family uses a RF carrier frequency of approximately 700 MHz. This results in a small amount of radiated emissions at this frequency and its harmonics. The radiation is not from the IC chip but due to a small amount of RF energy driving the isolated ground planes which can act as a dipole antenna.

The unshielded Si846x evaluation board passes FCC requirements. Table 13 shows measured emissions compared to FCC requirements.

Radiated emissions can be reduced if the circuit board is enclosed in a shielded enclosure or if the PCB is a less efficient antenna.

Table 13. Radiated Emissions*

Frequency (GHz)	Measured (dBµV/m)	FCC Spec (dBµV/m)	Compared to Spec (dB)	
TBD	TBD	TBD	TBD	
TBD	TBD	TBD	TBD	
TBD	TBD	TBD	TBD	
TBD	TBD	TBD	TBD	
TBD	TBD	TBD	TBD	
TBD	TBD	TBD	TBD	
TBD	TBD	TBD	TBD	
*Note: Data table to be updated pending final characterization.				



4.4. RF Immunity and Common Mode Transient Immunity

The Si846x family has very high common mode transient immunity while transmitting data. This is typically measured by applying a square pulse with very fast rise/fall times between the isolated grounds. Measurements show no failures at 25 kV/µs. During a high surge event the output may glitch low for up to 20–30 ns, but the output corrects immediately after the surge event.

The Si846x family passes the industrial requirements of CISPR24 for RF immunity of 10 V/m using an unshielded evaluation board. As shown in Figure 18, the isolated ground planes form a parasitic dipole antenna, while Figure 19 shows the RMS common mode voltage versus frequency above which the Si846x becomes susceptible to data corruption. To avoid compromising data, care must be taken to keep RF common-mode voltage below the envelope specified in Figure 19. The PCB should be laid-out to not act as an efficient antenna for the RF frequency of interest. RF susceptibility is also significantly reduced when the end system is housed in a metal enclosure, or otherwise shielded.




Figure 18. Dipole Antenna





Figure 19. RMS Common Mode Voltage vs. Frequency (Data to be Updated Pending Final Characterization)



5. Pin Descriptions



SOIC-16 Pin#	Туре	Description
1	Supply	Side 1 power supply.
2	Digital Input	Side 1 digital input.
3	Digital Input	Side 1 digital input.
4	Digital Input	Side 1 digital input.
5	Digital I/O	Side 1 digital input or output.
6	Digital I/O	Side 1 digital input or output.
7	Digital I/O	Side 1 digital input or output.
8	Ground	Side 1 ground.
9	Ground	Side 2 ground.
10	Digital I/O	Side 2 digital input or output.
11	Digital I/O	Side 2 digital input or output.
12	Digital I/O	Side 2 digital input or output.
13	Digital Output	Side 2 digital output.
14	Digital Output	Side 2 digital output.
15	Digital Output	Side 2 digital output.
16	Supply	Side 2 power supply.
	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	1 Supply 2 Digital Input 3 Digital Input 4 Digital Input 5 Digital I/O 6 Digital I/O 7 Digital I/O 8 Ground 9 Ground 10 Digital I/O 11 Digital I/O 12 Digital I/O 13 Digital Output 14 Digital Output



6. Ordering Guide




Figure 20. Ordering Part Number (OPN) Convention

Table 14. Ordering Guide for Valid OPNs

Ordering Part Number (OPN)	Number of Inputs VDD1 Side	Number of Inputs VDD2 Side	Maximum Data Rate (Mbps)	Isolation Rating	Temp Range	Package Type	Legacy Part Equivalent	
Si8460AA-A-IS1	6	0	1				_	
Si8460BA-A-IS1	6	0	150				-	
Si8461AA-A-IS1	5	1	1		–40 to 125 °C		-	
Si8461BA-A-IS1	5	1	150	1 kVrms		°C NB SOIC-16	—	
Si8462AA-A-IS1	4	2	1	I KVIIIIS			-	
Si8462BA-A-IS1	4	2	150				—	
Si8463AA-A-IS1	3	3	1				_	
Si8463BA-A-IS1	3	3	150				_	
Si8460AB-A-IS1	6	0	1				_	
Si8460BB-A-IS1	6	0	150				_	
Si8461AB-A-IS1	5	1	1	2.5 kVrms -40 to 125 °C			—	
Si8461BB-A-IS1	5	1	150		40 to 125 °C	NB SOIC-16	_	
Si8462AB-A-IS1	4	2	1		1-40 to 125 C	IND SUIC-10	—	
Si8462BB-A-IS1	4	2	150					
Si8463AB-A-IS1	3	3	1				—	
Si8463BB-A-IS1	3	3	150				_	

Note: All packages are Pb-free and RoHS compliant. Moisture sensitivity level is MSL3 with peak reflow temperature of 260 °C according to the JEDEC industry standard classifications, and peak solder temperature.



7. Package Outline: 16-Pin Narrow Body SOIC

Figure 21 illustrates the package details for the Si846x in a 16-pin narrow-body SOIC (SO-16). Table 15 lists the values for the dimensions shown in the illustration. All packages are Pb-free and RoHS compliant. Moisture sensitivity level is MSL3 with peak reflow temperature of 260 °C according to the JEDEC industry classification and peak solder temperature.




Figure 21. 16-pin Small Outline Integrated Circuit (SOIC) Package

Dimension	Min	Max	
Α	_	1.75	
A1	0.10	0.25	
A2	1.25		
b	0.31	0.51	
С	0.17	0.25	
D	9.90 I	BSC	
E	6.00 I	BSC	
E1	3.90 BSC		
е	1.27 BSC		
L	0.40 1.27		

Table 15. Package Diagram Dimensions



Table 15. Package Diagram Dimensions (Continued)

L2	0.25 BSC		
h	0.25 0.50		
θ	0°	8°	
aaa	0.10		
bbb	0.20		
ccc	0.10		
ddd	0.25		

Notes:

- All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- **3.** This drawing conforms to the JEDEC Solid State Outline MS-012, Variation AC.
- **4.** Recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

8. Top Marking




Figure 22. Si8460/61/62/63 Top Marking

Table 16. Top Marking Explanation

Line 1 Marking:	Base Part Number Ordering Options (See Ordering Guide for more information).	Si84 = Isolator product series XY = Channel Configuration X = # of data channels (6, 5, 4, 3, 2, 1) Y = # of reverse channels (3, 2, 1, 0) S = Speed Grade A = 1 Mbps; B = 150 Mbps V = Insulation rating A = 1 kV; B = 2.5 kV
Line 2 Marking:	YY = Year WW = Workweek	Assigned by Assembly House. Corresponds to the year and workweek of the mold date.
	TTTTTT = Mfg Code	Manufacturing Code from Assembly House
Line 3 Marking:	Circle = 1.5 mm Diameter (Center-Justified)	"e3" Pb-Free Symbol
	Country of Origin ISO Code Abbreviation	TW = Taiwan



Notes:



Si8460/61/62/63

CONTACT INFORMATION

Silicon Laboratories Inc.

400 West Cesar Chavez Austin, TX 78701 Tel: 1+(512) 416-8500

Fax: 1+(512) 416-8600 Foll Free: 1+(877) 444-3032

Email: PowerProducts@silabs.com

Internet: www.silabs.com

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc.

Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.