

# MOS INTEGRATED CIRCUIT

 $\mu$ PD78P214

# 8-BIT SINGLE-CHIP MICROCOMPUTER

#### **DESCRIPTION**

The  $\mu$ PD78P214 is an 8-bit single-chip microcomputer with the on-chip mask ROM of the  $\mu$ PD78214 replaced with an EPROM or one-time PROM. Since the  $\mu$ PD78P214 is a user-programmable microcomputer, it is suitable for system development evaluation and small production.

Use this manual together with  $\mu$ PD78214 manuals.

Furthermore, for details of the internal functions, be sure to see the separate "78K/II Series User's Manual Instruction Volume" and "µPD78214 Series User's Manual Hardware Volume"

In this document, "PROM" is used in parts common to one-time PROM products and EPROM products.

#### **FEATURES**

- μPD78214 compatible
- On-chip EPROM
  - μPD78P214DW
- : Reprogrammable (suitable for system development)
- μPD78P214CW/GC/GJ/GQ/L : One-time programmable (suitable for small production)
- QTOP™ microcomputer compatibility

Remarks "QTOP microcomputer" is the generic name for NEC single-chip microcomputers with on-chip onetime PROM which are totally supported from program writing through printing, screening and verification.

#### ORDERING INFORMATION

Ordering Code	Package	On-chip ROM	
μPD78P214CW	64-pin plastic shrink DIP (750 mil)	one-time PROM	
μPD78P214GC-AB8	64-pin plastic QFP ( 14 mm)	one-time PROM	
μPD78P214GJ-5BJ	74-pin plastic QFP (  20 mm)	one-time PROM	
μPD78P214GQ-36 64-pin plastic QUIP		one-time PROM	
μPD78P214L	64-pin plastic QFJ ( 950 mil)	one-time PROM	
μPD78P214DW	64-pin ceramic shrink DIP (CERDIP)	EPROM	
	(with window) (750mil)		

#### **QUALITY GRADE**

Standard

Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

The information in this document is subject to change with- out notice.

Document No. IC-2481E (0, D, No. IC-7732E) Date Published December 1993 P

Printed in Japan


The mark ★ shows major revised points.

💻 6427525 DO85905 8DT 📟

© NEC Corporation 1989


#### **PIN CONFIGURATION (TOP VIEW)**

- (1) Normal Operating Mode
  - (a) 64-pin plastic shrink DIP, 64-pin plastic QUIP, and 64-pin ceramic shrink DIP (CERDIP) (with window)




Remarks Pin compatible with µPD78210CW/GQ.

#### (b) 64-pin plastic QFP



**6427525 0085907 682** 

#### (c) 74-pin plastic QFP




**Remarks 1.** Pin compatible with  $\mu$ PD78210GJ.

2. NC: not connected internally.

■ 6427525 0085908 519 ■

#### (d) 68-pin plastic QFJ




**Remarks 1.** Pin compatible with  $\mu$ PD78210L.

2. NC: not connected internally.

**6427525 0085909 455** 

# (2) PROM Programming Mode (P20/NMI = 12.5 V, RESET = L)

(a) 64-pin plastic shrink DIP, 64-pin plastic QUIP, and 64-pin ceramic shrink DIP (CERDIP) (with window)



Note Processing for pins which are not used in the PROM programming mode is indicated in parentheses.


L : Connect these pins independently to VSS via a resistor.

G : Connect these pins to VSS.

Open : No connection required.

■ 6427525 DO85910 177 **■** 

# (b) 64-pin plastic QFP



Note Processing for pins which are not used in the PROM programming mode is indicated in parentheses.


L : Connect these pins independently to Vss via a resistor.

G : Connect these pins to Vss.

Open : No connection required.

■ 6427525 0085911 003 **■** 

#### (c) 74-pin plastic QFP



Note Processing for pins which are not used in the PROM programming mode is indicated in parentheses.

L : Connect these pins independently to Vss via a resistor.

G : Connect these pins to Vss.


Open : No connection required.

Remarks NC: not connected internally.

8

**■** 6427525 0085912 T4T **■** 

# (d) 68-pin plastic QFJ



Note Processing for pins which are not used in the PROM programming mode is indicated in parentheses.

L : Connect these pins independently to Vss via a resistor.

G : Connect these pins to Vss.
Open : No connection required.

Remarks NC: not connected internally.

6427525 0085913 986

P00 to P07	:	Port 0	
P20 to P27	:	Port 2	
P30 to P37	:	Port 3	
P40 to P47	:	Port 4	
P50 to P57	:	Port 5	
P60 to P67	:	Port 6	
P70 to P75	:	Port 7	
TO0 to TO3	:	Timer Output	
CI	:	Clock Input	
RxD	:	Receive Data	
TxD	:	Transmit Data	
SCK	•	Serial Clock	

SCK	:	Serial Clock
ASCK	:	Asynchronous Serial Clock

SBO : Serial Bus
SI : Serial Input
SO : Serial Output

NMI : Non-Maskable Interrupt INTPO to INTP5 : Interrupt From Peripherals

AD0 to AD7 : Address/Data Bus
A8 to A19 : Address Bus

RD : Read Strobe
WR : Write Strobe
WAIT : Wait

ASTB : Address Strobe

REFRQ : Refresh Request

RESET : Reset


RESET : Reset
X1, X2 : Crystal

EA : External Access
AN0 to AN7 : Analog Input
AVREF : Reference Voltage
AVss : Analog Ground
VDD : Power Supply
Vss : Ground

NC : Non-Connection
CE : Chip Enable
OE : Output Enable

VPP : Programming Power Supply

## **INTERNAL BLOCK DIAGRAM**



**■** 6427525 0085915 759 **■** 

## **CONTENTS**

1.	PIN FUNCTIONS	13
	1.1 NORMAL OPERATING MODE	13
	1.2 PROM PROGRAMMING MODE	15
2.	DIFFERENCES BETWEEN μPD78P214 AND μPD78214	16
3.	PROGRAMMING	17
	3.1 OPERATING MODE	17
	3.2 PROM WRITE PROCEDURE	18
	3.3 PROM READ PROCEDURE	20
4.	ERASE CHARACTERISTICS (µPD78P214DW ONLY)	21
5.	ERASE WINDOW SEALING (µPD78P214DW ONLY)	21
6.	SCREENING OF ONE-TIME PROM PRODUCTS	21
7.	ELECTRICAL SPECIFICATIONS	22
8.	PACKAGE INFORMATION	42
9.	RECOMMENDED SOLDERING CONDITIONS	47
ΔDI	PENDLY DEVELOPMENT TOOLS	40



# 1. PIN FUNCTIONS

# 1.1 NORMAL OPERATING MODE

# (1) Ports

Pin Name	Input/Output	Dual Function Pin	Function
P00 to P07	Output		Port 0 (P0): Use enabled as a real-time output port (4 bits × 2). Transistor direct drive capability.
P20		NMI	
P21		INTP0	
P22		INTP1	Port 2 (P2):
P23	lane.ed	INTP2/CI	P20 is abled for use as a general-purpose port (non-maskable interrupt).
P24	Input	INTP3	However, input level can be checked in the interrupt routine. P22 to P27 are specifiable for on-chip resistor connection
P25		INTP/ASCK	in 6-bit batch by software.
P26		INTP5	
P27		SI	
P30		RxD	
P31	P31	TxD	Port 3 (P3):
P32 Input/out	Input/output	SCK	Input/output specifiable as a bit-wise. Input mode pins specifiable for on-chip pull-up resistor
		SO/SB0	connection as a batch by software.
P34 to P37		TO0 to TO3	
P40 to P47	Input/output	AD0 to AD7	Port 4 (P4): Input/output specifiable for eight bits at one time. Specifiable for on-chip pull-up resistor connection in 8- bit batch by software.
P50 to P57	Input/output	A8 to A15	Port 5 (P5): Input/output specifiable as a bit-wise. Input mode pins specifiable for on-chip pull-up resistor connection as a batch by software. LED direct drive capability.
P60 to P63	Output	A16 to A19	
P64		RD	Port 6 (P6):
<b>P6</b> 5	la a va /a va	WR	Input/output specifiable as a bit-wise for P64 to P67.  The connection of the on-chip pull-up resistor can be
P66	Input/output	WAIT/AN6	specified as a batch for input mode pins P64 to P67 in a software.
P67		REFRQ/AN7	
P70 to P75	Input	AN0 to AN5	Port 7 (P7)

**■** 6427525 0085917 521 **■** 

## (2) Other than ports

Pin Name	Input/Output	Function	Dual Function Pin
TO0 to TO3	Output	Timer output	P34 to P37
CI	Input	Count clock input to 8-bit timer/counter 2	P23/INTP2
RxD	Input	Serial data input (UART)	P30
TxD	Output	Serial data output (UART)	P31
ASCK	Input	Baud rate clock input (UART)	P25/INTP4
SB0	Input/output	Serial data input/output (SBI)	P33/SO
SI	Input	Serial data input (3-wire serial I/O)	P27
so	Output	Serial data output (3-wire serial VO)	P33/SB0
SLK	input/output	Serial clock input/output (SBI, 3-wire serial I/O)	P32
NMI			P20
INTP0			P21
INTP1			P22
INTP2	Input	External interrupt request	P23/CI
INTP3			P24
INTP4			P25/ASCK
INTP5			P26
AD0 to AD7	Input/output	Time-multiplexing address/data bus (external memory connection)	P40 to P47
A8 to A15	Output	Higher address bus (external memory connection)	P50 to P57
A16 to A19	Output	Expanded higher address (external memory connection)	P60 to P63
RD	Output	Read strobe for external memory	P64
WR	Output	Write strobe for external memory	P65
WAIT	Input	Wait insert	P66/AN6
ASTB	Output	Latch timing output of time-multiplexing addresses (A0 to A7) (in external memory access)	
REFRO	Output	Refresh pulse output to external pseudo static memory	P67/AN7
RESET	Input	Chip reset	
X1	Input		
X2		Crystal connection for system clock oscillation (clock to X1 enabled)	
ĒĀ	Input	ROM-less operation specification (external access in the same space as internal ROM)	
AN0 to AN5			P70 to P75
AN6, AN7	Input	Analog voltage input for A/D converter	P66/WAIT, P67/REFRQ
AVREF		Reference voltage application for A/D converter	
AVss		GND for A/D converter	
VDO		Positive power supply	
Vss		GND	
NC		<del></del>	



# 1.2 PROM PROGRAMMING MODE (P20/NMI = +12.5 V, RESET = L)

Pin Name	Input/Output	Function		
P20/NMI				
RESET	Input	PROM programming mode set		
A0 to A14		Address bus		
D0 to D7	Input/output	Data bus		
CE		PROM enable input		
ŌĒ	Input	Read strobe for PROM		
Ver		Write power supply		
Voo		Positive power supply		
Vss		GND		
NC	ı			

# 2. DIFFERENCES BETWEEN $\mu$ PD78P214 AND $\mu$ PD78214

Since the  $\mu$ PD78P214 is a product with the  $\mu$ PD78214 on-chip mask ROM replaced with a rewritable EPROM, functions other than those related to EPROM, such as write/verify, are the same as those of the  $\mu$ PD78214. Table 2-1 shows the differences between  $\mu$ PD78P214 and  $\mu$ PD78214.

For details regarding the CPU functions and on-chip hardware, refer to the  $\mu$ PD78214 Series User's Manual and relevant manuals.

Table 2-1 Differences between  $\mu$ PD78P214 and  $\mu$ PD78214

Item	μPD78P214	μPD78214	
On-chip program memory	EPROM	Mask ROM	
EPROM programming pin	Yes	No	
Package	• 64-pin plastic shrink DIP • 64-pin plastic QUIP • 64-pin plastic QFJ • 64-pin plastic QFP • 74-pin plastic QFP		
	• 64-pin ceramic shrink DIP (with window)*		

Reprogrammable.

\*

#### 3. PROGRAMMING

The on-chip program memory of the  $\mu$ PD78P214 is a 16384  $\times$  8-bit electrically programmable PROM. For PROM programming, the PROM programming mode is set using the NMI and RESET pins.

The programming characteristics are compatible with the  $\mu$ PD27C256A\*. However, no write is performed to addresses 4000H to 7FFFH. In a data read or verify operation, FFH is read from addresses 4000H to 7FFFH.

Not applicable to a mode with a program pulse of 100μs.

Note In PROM programming, the address range of 000H to 3FFFH should be programmed. For a programmer with which address specification is impossible, be sure to write FFH to address 4000H. If data guaranteed for the  $\mu$ PD78P214.

The use of address 4000H is reserved by NEC for the future function expansion.

# 3.1 OPERATING MODE

When +6 V and +12.5 V are applied to Voo pin and V<sub>PP</sub> pin, respectively, the  $\mu$ PD78P214 is set to the program-write/ verify mode. This mode can be reset to the operating mode described in Table 3-1 by setting CE and OE pins.

In the read mode, the  $\mu$ PD78P214 can read the PROM contents.

Pin NMI RESET Œ ŌE VPP Voo D0 to D7 Mode Program write L н Data input Program verify H L +12.5 V +6 V Data output Program inhibit Н Н High impedance +12.5 V L Read L L Data output Output disable L Н +5 V +5 V High impedance Standby Н L/H High impedance

**Table 3-1 PROM Programming Operating Mode** 

Note When Vm is set to +12.5 V and Vpp is set to +6 V, it is inhibited to set both CE and OE to L.


#### 3.2 PROM WRITE PROCEDURE

PROM write can be executed at high speeds using the following procedure:

- (1) Fix the RESET pin to the low level. Apply +12.5 V to the NMI pin. Treat all other unused pins as shown in the pin configuration.
- (2) Apply +6 V to the Voo pin and +12.5 V to the VPP pin.
- (3) Supply the initial address.
- (4) Supply write data.
- (5) Supply a 1 ms program pulse (active low) to the CE pin.
- (6) Set the verify mode. If data has been written, procedure to step (8). If data has not been written, repeat steps (4) to (6). If data cannot yet be written after repeating the three steps 25 times, proceed to step (7).
- (7) Stop carrying out the write operation assuming that the device is defective.
- (8) Supply write data and then supply (number of repetitions of steps (4) to (6): X)  $\times$  3 ms program pulses (additional write).
- (9) Increment the address.
- (10) Repeat steps (4) to (9) up to the final address.

The timings in steps (2) to (8) are shown in Fig. 3-1.


Fig. 3-1 PROM Write/Verify Timings



18

**■** 6427525 0085922 999 **■** 

Fig. 3-2 Write Operation Flowchart




#### 3.3 PROM READ PROCEDURE

PROM contents can be read into the external data bus (D0 to D7) using the following procedure:

- (1) Fix the RESET pin to the low level. Apply +12.5 V to the NMI pin. Treat all other unused pins as shown in the pin configuration.
- (2) Apply +5 V to the Vop and VPP pins.
- (3) Input the address of the data to be read to the A0 to A14 pins.
- (4) Set the read mode.
- (5) Output data to the D0 to D7 pins.

The timings in steps (2) to (5) are shown in Fig. 3-3.

Fig. 3-3 PROM Read Timings



# 4. ERASE CHARACTERISTICS (μPD78P214DW ONLY)

The  $\mu$ PD78P214DW can erase the programmed data content (FFH) by applying light having wavelengths of less than about 400 nm.

To erase the  $\mu$ PD78P214DW program memory contents, normally apply ultraviolet rays having a wavelength of 254 nm. The total radiation required to erase the  $\mu$ PD78P214DW contents completely is a minimum of 15 W·s/cm² (ultraviolet strength × erase time). The erase time is approximately 15 to 20 minutes (when a 12000  $\mu$ W/cm² ultraviolet lamp is used). The erase time may possible become longer due to deterioration in the performance of the ultraviolet lamp or fouling of the package window. For the erase operation, place the  $\mu$ PD78P214DW within 2.5 cm from the ultraviolet lamp. Use the ultraviolet lamp with the filter removed.

# 5. ERASE WINDOW SEALING (μPD78P214DW ONLY)

Except when erasing EPROM contents, apply a protective seal to the erase window. This is important to prevent the EPROM contents from being inadvertently erased due to light other than the erase lamp or the internal circuits other than the EPROM from malfunctioning due to light.

# 6. SCREENING OF ONE-TIME PROM PRODUCTS

By reason of their structure, one-time PROM products ( $\mu$ PD78P214CW,  $\mu$ PD78P214GC-AB8,  $\mu$ PD78P214GJ-5BJ,  $\mu$ PD78P214GQ-36, and  $\mu$ PD78P214L) cannot be fully tested by NEC prior to shipment. After the necessary data has been written, it is recommended that screening be performed for PROM verification after high-temperature storage under the following conditions.

Storage Temperature	Storage Period
125 °C	24 hrs.

Under the generic name "QTOP microcomputer", NEC offers a charged service covering one-time PROM writing, printing, screening and verification. Please consult our sales representative for details.

# 7. ELECTRICAL SPECIFICATIONS

# ABSOLUTE MAXIMUM RATINGS (Ta = +25 °C)

PARAMETER	SYMBOL	TEST CONDITIONS	RATING	UNIT
	Voo		-0.5 to +7.0	V
Supply voltage	AVREF		-0.5 to Vpp +0.5	V
	AVes		-0.5 to +0.5	V
	Vii		-0.5 to Vpp +0.5	V
Input voltage	V <sub>12</sub>	•1	-0.5 to AVREF +0.5	V
	Via	•2	-0.5 to +13.5	V
Output voltage	Vo		-0.5 to Voo +0.5	V
	1	1 pin	15	mA
Output current low	lo.	All output pins total	100	mA
		1 pin	-10	mA
Output current high	юн	All output pins total	-50	mA
Operating temperature	Tapt		-40 to +85	°C
Storage temperature	Tstg		-65 to +150	°C

- 1. 70/AN0 to P75/AN5, P66/WAIT/AN6, and P67/REFRQ/AN7 pins except for those used as A/D converter input pins and those selected by ANI0 to ANI2 bits of the ADM register when the A/D converter is not in operation. However, it is required that the Vn absolute maximum rating is satisfied.
  - 2. P20/NMI, EA/VPP and P21/INTP0/A9 pins in the PROM programming mode

#### **OPERATING CONDITIONS**

CLOCK FREQUENCY	OPERATING TEMPERATURE (Topt)	SUPPLY VOLTAGE (Voc)
4 MHz ≤ fxx ≤ 12 MHz	-40 to +85 °C	+5.0 V±10%

# CAPACITANCE (Ta = +25 °C, Voo = Vss = 0 V)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input capacitance	Cı	f = 1 MHz			20	pF
Output capacitance	Co	unmeasured pins returned to 0 V.			20	pF
I/O capacitance	Cio	returned to V V.			20	pF



# OSCILLATOR CHARACTERISTICS (Ta = -40 to +85 °C, $V_{00}$ = +5 V ±10 %, $V_{88}$ = 0 V)

RESONATOR	RECOMMENDED CIRCUIT	PARAMETER	MIN.	MAX.	Unit
Ceramic resonator or crystal resonator	X1 X2 Vss ——————————————————————————————————	Oscillator frequency (fxx)	4	12	МНг
External clock	X1 X2	X1 input frequency (fx)	4	12	MHz
	нсмоѕ	X1 input rising/falling time (txx, txx)	0	30	ns
	Invertor	X1 input high/low level width (twxH, twxL)	30	130	ns

Note When using the clock oscillator, wiring in the area enclosed with the dotted line should be carried out as follows to avoid an adverse effect from wiring capacitance.

- Wiring should be as short as possible.
- Wiring should not cross other signal lines.
- Wiring should be placed close to a varying high current.
- The potential of the oscillator capacitor ground should be the same as Vss. Do not ground pattern in which a high current flows.
- · Do not fetch a signal from the oscillator.

# RECOMMENDED OSCILLATION CIRCUIT CONSTANTS

## **CERAMIC RESONATOR**

444444	FREQUENCY	PRODUCT NAME	RECOMMENDED CONSTANTS		
MANUFACTURER	[MHz]	PRODUCT NAME	C1 [pF]	C2 [pF]	
· ·		CSA12.0MT	30	30	
	12	CST12.0MT	Capacitor on-chip type		
Murata Mfg. Co., Ltd.		CSA4.00MG040	100	100	
	4	CST4.00MG040	Capacitor o	n-chip type	
Kyocera Corporation 12		KBR12.0M	33	33	

# **CRYSTAL RESONATOR**

AAANUEACTUBER	FREQUENCY	PRODUCT NAME	RECOMMENDED CONSTAN   C1 [pF]   C2 [pF]   18   18	D CONSTANTS
MANUFACTURER [MH	(MHz)	PRODUCT NAME	C1 [pF]	C2 [pF]
Kinseki, Ltd.	12	HC-49/U	18	18



# DC CHARACTERISTICS (Ta = -40 to +85 °C, $V_{DD}$ = +5 $V \pm 10$ %, $V_{SS}$ = 0 $V_{T}$

PARAMETER	SYMBOL		TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input voltage low	VιL			0		0.8	V
-	V <sub>H1</sub>	Pins	except for *1 and *2	2.2		VDD	V
Input voltage high	V <sub>IH2</sub>	Pin o	of *1	2.2		AVREF	v
<del>,- ,</del>	ViH3	Pin o	f *2	0.8Vpp		Vpo	v
Output voltage low	V <sub>OL1</sub>	lot =	2.0 mA			0.45	v
	Vol2	lot =	8.0 mA *3			1.0	V
	Vон	lon =	–1.0 mA	Vop-1.0			V
Output voltage high	Vонг	Іон =	–100 <i>μ</i> Α	Vpp-0.5			v
<del></del>	Vонз	lон =	-5.0 mA *4	2.0	_		v
X1 input current low	ln.	0 V ≤	Vi ≤ Vil			-100	μА
X1 input current high	lm	Viнз ≤	. Vi ≤ Vpo			100	μА
Input leakage current	ت	0 V ≤	V₁ ≤ Vpo			±10	μА
Output leakage current	lico	0 V ≤	Vo ≤ Voo			±10	μΑ
AVREF current	Alref	Opera	ating mode fxx = 12 MHz		1.5	5.0	mA
Voo supply current	<b>l</b> DD1	Opera	ating mode fxx = 12 MHz		20	40	mA
	looz	HALT	mode fxx = 12 MHz		7	20	mA
Data retention voltage	VDDDR	STOP	' mode	2.5		5.5	v
Data retention current	Boog	STOP	VDODR = 2.5 V		2	20	μΑ
Data retention current	IDDOR	mode	VDDDR = 5 V ±10 %		5	50	μА
Pull-up resistor	RL	Vi = 0	v	15	40	80	kΩ

- 1. P70/AN0 to P75/AN5, P66/WAIT/AN6, and P67/REFRQ/AN7 pins except for those used as A/D converter input pins and those selected by ANI0 to ANI2 bits of the ADM register when the A/D converter is not in operation.
  - 2. X1, X2, RESET, P20/NMI, P21/INTP0, P22/INTP1, P23/INTP2/CI, P24/INTP3, P25/INTP4/ASCK, P26/INTP5, P27/SI, P32/SCK, P33/SO/SB0, EA pins
  - 3. P40/AD0 to P47/AD7, P50/A8 to P57/A15 pins
  - 4. P00 to P07 pins

## AC CHARACTERISTICS (Ta = -40 to +85 °C, $V_{DD}$ = +5 $V \pm 10$ %, $V_{SS}$ = 0 $V_{C}$

#### **READ/WRITE OPERATION (1/2)**

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	MAX.	UNIT
X1 input clock cycle time	tcvx		82	250	ns
Address set-up time (to ASTB↓)	tsast •		52		ns
Address hold time (from ASTB↓) *	THSTA		25		ns
Address hold time (from RD↑)	thra		30		ns
Address hold time (from WRT)	thwa		30		กร
RD↓ delay time from address	tdar •		129		ns
Address float time (from RD↓)	tfar •		11		ns
Data input time from address	toaid •	Number of waits = 0		228	ns
Data input time from ASTBJ	tostio •	Number of waits = 0		181	ns
Data input time from RD↓	tonio •	Number of waits = 0		100	ns
RD↓ delay time from ASTB↓	tostr •		52		ns
Data hold time (from RD1)	THRID	, , ,	0		ns
Address active time from RD1	tora •		124		ns
ASTB↑ delay time from RD↑	torst •		124		ns
RD low-level width	twr. •	Number of waits = 0	124		กร
ASTB high-level width	twsTH *		52		กร
WR↓ delay time from address	toaw •		129		ns
Data output time from ASTB↓	tostoo •			142	ns
Data output time from WR↓	towoo			60	ns
WPI delevations from ACTRI	tostwi •	With refreshing desabled	52		ns
WR↓ delay time from ASTB↓	tostwz •	With refreshing enabled	129		ns
Data set-up time (to WR1)	tsoows •	Number of waits = 0	146		ns
Data set-up time (to WR↓)	tsoows *	With refreshing enabled	22		ns
Data hold time (from WRT) *	thwoo		20		ns
ASTB↑ delay time from WR↑	towsr •		42		ns
	tww.1 •	With refreshing desabled Number of waits = 0	196		ns
WR low-level width	tww.2 •	With refreshing enabled Number of waits = 0	114		ns
WAIT↓ input time from address	toawr •			146	ns
WAIT↓ input time from ASTB↓	tostwt *			84	ns

The hold time includes the time to hold the VoH and VoL under the load conditions of CL = 100 pF and RL = 2 k $\Omega$ .

**Remarks** 1. The values in the above table are based on "fxx = 12 MHz and  $C_L$  = 100 pF".

2. For a parameter with a dot(•) in the SYMBOL column, refer to "tcvx DEPENDENT BUS TIMING DEFINITION" as well.

26

■ 6427525 DO85930 T65 ■



# **READ/WRITE OPERATION (2/2)**

PARA	METER	SYMBOL	TEST CONDITIONS	MIN.	MAX.	UNIT
WAIT hold time	from ASTB↓	tustwt •	No. of external waits = 1	174		ns
WAITT delay tim	ne from ASTB↓	tostwin+	No. of external waits = 1		273	ns
WAIT↓ input tim	ne from RD↓	torwil •			22	ns
WAIT hold time	from RD↓	thrwt •	No. of external waits = 1	87		ns
WAIT↑ delay tim	ne from RD↓	torwth •	No. of external waits = 1		186	ns
Data input time	from WAIT1	towns •			62	ns
WR↑ delay time	from WAIT1	towrw•		154		ns
RD1 delay time	from WA∏↑	towrr •		72		ns
WAIT input time (At refresh disal		towwt. •			22	ns
WAIT hold time	Refresh disabled	thwwt1 *	No. of external waits = 1	87		ns
from WR↓	Refresh enabled	tHWWT2 =	No. of external waits = 1	5		ns
WAIT1 delay	Refresh disabled	towwrh1 •	No. of external waits = 1		186	ns
time from WR↓	Refresh enabled	towwTH2 ◆	No. of external waits = 1		104	กร
REFRQ↓ delay ti	me from RD1	torreo •		154		ns
REFRQ↓ delay ti	me from WR↑	townro •		72		ns
REFRQ low-leve	l width	twreat •		120		ns
ASTB↑ delay tim	ne from REFRQ1	torfast •		280		ns

**Remarks** 1. The values in the above table are based on "fxx = 12 MHz and  $C_L$  = 100 pF".

2. For a parameter with a dot(-) in the SYMBOL column, refer to "tcvx DEPENDENT BUS TIMING DEFINITION" as well.



# **SERIAL OPERATION**

PARAMETER	SYMBOL		TEST CONDITIONS	MIN.	MAX.	UNIT
		input	External clock	1.0		μs
Serial clock cycle time	tovsk		Internal divided by 16	1.3		μs
		Output	Internal divided by 64	5.3		μs
		Input	External clock	420		ns
Serial clock low-level width	tweici.		Internal divided by 16	556		ns
		Output	Internal divided by 64	2.5		με
Serial clock high-level width	twakh .	Input	External clock	420		ns
		twakh Outpu		Internal divided by 16	556	
			Output	Internal divided by 64	2.5	
SI, SB0 set-up time (to SCKT)	teesk			150		ns
SI, SB0 hold time (from SCKT)	tess			400		ns
SO/SB0 output delay time	tosaski	•	ush-pull output serial I/O mode)	0	300	ns
(from SCK1)	TDSB6K2	Open-dr Ru = 1 kd	ain output (SBI mode), Q	0	800	ns
SB0 high hold time (from SCK1)	DISSEK	001	1_	4		toxx
SB0 low set-up time (to SCK↓)	teessx	SBI mod	ie	4		torx
SB0 low-level width	tweeL			4		tovx
SB0 high-level width	tween			4		tox

**Remarks** The values in the above table are based on "fxx = 12 MHz and CL = 100 pF".



#### OTHER OPERATIONS

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	MAX.	UNIT
NMI low-level width	two.		10		μз
NMI high-level width	tweet		10		
INTPO to INTP5 low-level width	twr.		24	<u> </u>	μs tcvx
INTPO to INTP5 high-level width	twm		24		tcvx
RESET low-level width	twest		10		
RESET high-level width	twee		10		μs

#### **EXTERNAL CLOCK TIMING**

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	MAX.	UNIT
X1 input low-level width	twx.		30	130	ns
X1 input high-level width	twxH		30	130	ns
X1 input rise time	ton		0	30	ns
X1 input fall time	txr-		0	30	ns
X1 input clock cycle time	tovx		82	250	ns

# A/D CONVERTER CHARACTERISTICS (Ta = -40 to +85 °C, $V_{DD}$ = +5 V ±10 %, $V_{SS}$ = AVss = 0 V)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Resolution			8			bit
		4.0 V ≤ AVREF ≤ Voo Ta = -10 to +70 °C			0.4	%
Overall error*		3.4 V ≤ AVREF ≤ VDD Ta = -10 to +70 °C			0.8	%
		4.0 V ≤ AVREF ≤ VDD			0.8	%
Quantization error					±1/2	LSB
Conversion time	tconv	82 ns ≤ tcvx < 125 ns (The FR bit of ADM is to be "0")	360			toxx
LEDWY		125 ns ≤ tcvx ≤ 250 ns (The FR bit of ADM is to be "1")	240			terx
Sampling time	teamy	82 ns ≤ tcvx < 125 ns (The FR bit of ADM is to be "0")	72			tcvx
		125 ns ≤ tcvx ≤ 250 ns (The FR bit of ADM is to be "1")	48			tcyx
Analog input voltage	Vian		-0.3		AVREF +0.3	٧
Analog input impedance	Ran			1000		MΩ
Reference voltage	AVner		3.4		Voo	V
AVNE current	Ainer	fix = 12 MHz		1.5	5.0	mA
	7 WIE	STOP mode		0.2	1.5	mA

Quantization error is not included. Represented by the ratio to full-scale value.

# texx DEPENDENT BUS TIMING DEFINITION (1/2)

PARAMETER	SYMBOL	CALCULATION FORMULA	MIN./MAX.	12 MHZ	UNIT
X1 input clock cycle time	torx		MIN.	82	กร
Address set-up time (to ASTB↓)	<b>TSAS</b> T	tcyx 30	MIN.	52	ns
RD↓ delay time from address	tdan	2tcvx - 35	MIN.	129	ns
Address float time (from RD↓)	<b>TFAR</b>	tcvx/2 - 30	MIN.	11	ns
Data input time from address	toaro	(4 + 2n) tcvx - 100	MAX.	228 <del>°</del>	ns
Data input time from ASTB↓	tosno	(3 + 2n) tcvx - 65	MAX.	181*	ns
Data input time from RD↓	tonio	(2 + 2n) toxx - 64	MAX.	100*	ns
RD↓ delay time from ASTB↓	toern	tevx - 30	MIN.	52	ns
Address active time from RD↑	tona	2tcvx - 40	MIN.	124	ns
ASTB↑ delay time from RD↑	tonst	2tcvx - 40	MIN.	124	ns
RD low-level width	twnL	(2 + 2n) tcvx - 40	MIN.	124*	ns
ASTB high-level width	<b>tws</b> TH	tevx - 30	MIN.	52	ns
WR↓ delay time from address	toaw	2tcvx - 35	MIN.	129	ns
Data output time from ASTB↓	tретоо	tcvx + 60	MAX.	142	ns
	İberwi	tcvx – 30 (With refreshing disabled)	MIN.	52	ns
WR↓ delay time from ASTB↓	toerw2	2tcvx - 35 (With refreshing enabled)	MIN.	129	ns
Data set-up time (to WRT)	teopwn	(3 + 2n) tcvx - 100	MIN.	146*	ns
Data set-up time (to WRJ)	tsoowr	tcvx - 60 (With refreshing enabled)	MIN.	22	ns
ASTBÎ delay time from WRÎ	tows	tcyx - 40	MIN.	42	ns
	tww.1	(3 + 2n) tcvx - 50 (With refreshing disabled)	MIN.	196*	ns
WR low-level width	tww.2	(2 + 2n) tcyx - 50 (With refreshing enabled)	MIN.	114*	ns
WAIT↓ input time from address	toawr	3tcyx - 100	MAX.	146	ns
WAIT↓ input time from ASTB↓	toerwr	2tcyx - 80	MAX.	84	ns

Remarks "n" indicates the number of waits.

• When n = 0

30

■ 6427525 0085934 600 ■

# terx DEPENDENT BUS TIMING DEFINITION (2/2)

PARAN	METER	SYMBOL	CALCULATION FORMULA	MIN./MAX.	12 MHZ	UNIT
WAIT hold time	from ASTB↓	<b>EHETWT</b>	2Xtcvx + 10	MIN.	174*	ns
WAITT delay tin	ne from ASTB↓	<b>t</b> DSTWTH	2(1 + X)terx - 55	MAX.	273*	ns
WAIT↓ input tin	ne from RD↓	<b>IDRWIL</b>	tcvx - 60	MAX.	22	hs
WAIT hold time	from RD↓	DIRWT	(2X - 1)tcvx + 5	MIN.	87*	ns
WAIT↑ delay tin	ne from RD↓	<b>TORWTH</b>	(2X + 1)tcvx - 60	MAX.	186*	ns
Data input time	from WAIT1	TOWTIO	tcvx - 20	MAX.	62	ns
WRT delay time	from WAITT	towrw	2tcvx - 10	MIN.	154	ns
RD1 delay time	from WAIT1	town	tcvx - 10	MIN.	72	ns
WAIT input time (At refresh disal	1	<b>IDWWTL</b>	tcyx - 60	MAX.	22	ns
WAIT hold time	Refresh disabled	tinwwr1	(2X - 1)tcrx + 5	MIN.	87*	ns
from WR↓	Refresh enabled	IHWWT2	2(X - 1)tcvx + 5	MIN.	5*	ns
WAIT1 delay	Refresh disabled	towwr <sub>H1</sub>	(2X + 1)torx - 60	MAX.	186°	ns
time from WRJ	Refresh enabled	TDWWTH2	2Xtcyx - 60	MAX.	104*	ns
REFRQ↓ delay ti	me from RDT	tonaro	2tcvx - 10	MIN.	154	ns
REFRQ↓ delay ti	me from WRT	townro	tcvx - 10	MIN.	72	ns
REFRQ low-level	width	twarou	2tcvx - 44	MIN.	120	NS
ASTBT delay tim	e from REFRQT	TORPOST	4tcvx - 48	MIN.	280	กร

Remarks 1. X: The number of the external wait. (1, 2, ...)

2.  $tcvx \equiv 82 \text{ ns } (fxx = 12 \text{ MHz})$ 

\* When X = 1




# DATA RETENTION CHARACTERISTICS (Ta = -40 to +85 °C)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Data retention voltage	Voce	STOP mode	2.5		5.5	٧
Data retention current	loopa	VDDOR = 2.5 V		2	20	μΑ
		VDOOR = 5 V ±10 %		5	50	μΑ
V <sub>DO</sub> rise time	tavo		200			μs
Voo fall time	tevo		200			μs
V <sub>DO</sub> hold time (from STOP mode setting)	thvo		0			ms
STOP release signal input time	<b>t</b> onel		0			ms
Oscillation stabilization wait time	twarr	Crystal resonator	30			ms
		Ceramic resonator	5			ms
Low-level input voltage	Vil	Specified pin*	0		0.1 VDDDR	٧
High-level input voltage	VH		0.9 VDDDR		VDDDR	V


\* RESET, P20/NMI, P21/INTP0, P22/INTP1, P23/INTP2/CI, P24/INTP3, P25/INTP4/ASCK, P26/INTP5, P27/SI, P32/SCK, P33/SO/SB0 EA pins

# **AC Timing Test Point**




## **Timing Waveform**

# **Read operation**




# Write operation




## **External WAIT Signal Input Timing**

## **Read operation**



## Write operation




34


**■** 6427525 0085938 256 **■** 

# **Refresh Timing Waveform**

## Refresh after read




# Refresh after write




## **Serial Operation**

#### 3-wire serial I/O mode




## SBI Mode


# Bus release signal transfer




# Command signal transfer




## **Interrupt Input Timing**




## **Reset Input Timing**



## **External Clock Timing**



#### **Data Retention Characteristics**



38

**...** 6427525 0085942 787 **...** 



# DC PROGRAMMING CHARACTERISTICS (Ta = 25 $\pm 5$ °C, Vp \*1= 12.5 $\pm 0.5$ V, Vss = 0 V)

PARAMETER	SYMBOL	SYMBOL*2	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input voltage high	VIH	ViH		2.4		VD0P+0.3	V
input voltage low	ViL	VaL		-0.3		0.8	V
input leakage current	lue	lu	0 ≤ Vı ≤ VDDP			10	μΑ
Output voltage high	Vон1	Vонт	Iон = −400 μA	2.4			V
	Vон2	VoH2	Іон = −100 μА	Vpp-0.7			٧
Output voltage low	Vol	Vol	loн = 2.1 mA			0.45	٧
Output leakage current	lLO		0 ≤ Vo ≤ Voop, OE = ViH			10	μА
NMI pin high-voltage input current	lie					±10	μΑ
Voor power supply voltage	Voor	Vcc	Program memory write mode	5.75	6.0	6.25	٧
Took power supply voltage	V 30P	VCC	Program memory read mode	4.5	5.0	5.5	٧
V <del>⊳</del> power supply voltage	Vpp	Ver	Program memory write mode	12.2	12.5	12.8	٧
- Copp., tollage		• • • • • • • • • • • • • • • • • • • •	Program memory read mode		VPP = VDOP		
			Program memory write mode		5	30	mA
Voor power supply current	łoo	lcc	Program memory read mode $\overline{CE} = V_{IL}, \ V_I = V_{IH}$		5	30	mA
VP power supply current	iee	l»	Program memory write mode $\overline{CE} = V_{IL}, \ \overline{OE} = V_{IH}$		5	30	mA
			Program memory read mode		1	100	μΑ

 <sup>1.</sup> Voltage applied to P20/NMI pin

<sup>2.</sup> Symbol of the corresponding  $\mu$ PD27C256A



#### **PROGRAM OPERATION**

# AC CHARACTERISTICS (Ta = 25 $\pm 5$ °C, Vp \*1 = 12.5 $\pm 0.5$ V, Vp = 6 $\pm 0.25$ V, Vp = 12.5 $\pm 0.3$ V, Vss = 0 V)

			,				
PARAMETER	SYMBOL	SYMBOL*2	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Address set-up time (to CE↓)	tsac	tas		2			με
OE hold time (from input data disable)	toooo	toes		2			μs
Input data set-up time (to CE↓)	tsipc	tos		2			μs
Address hold time (from CE1)	thca	taн		2			μs
Input data hold time (from CET)	thoso	toн		2			μs
Output data hold time (from OE1)	thoop	tor		0		130	ns
Vrr set-up time (to CE↓)	tsvec	tvrs		1			ms
Voor se-tup time (to CE↓)	tsvoc	tvcs		1			ms
Initial program puls width	tw.1	tow		0.95	1.0	1.05	ms
Additional program pulse width	tw.2	topw		2.85		78.75	ms
NMI high-voltage input set-up time (to CE↓)	tsec			2			μs
Data output time from OE↓	toooo	toe				150	ns

- 1. Voltage applied to P20/NMI pin
  - 2. Symbol of the corresponding  $\mu$ PD27C256A

#### **READ OPERATION**

## AC CHARACTERISTICS (Ta = 25 $\pm 5$ °C, Vp \*1 = 12.5 V, Voo = 5 $\pm 0.5$ V, Vpr = Voor, Vss = 0 V)


PARAMETER	SYMBOL	SYMBOL*2	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Address data output time	tDAOD	tacc	CE - OE - VL			200	ns
Data output time from CE↓	tocoo	tcs	OE = VIL			200	ns
Data output time from OE↓	toooo	to∈	CE = Va			75	ns
Data hold time (from OE1,CE1)*3	tucoo	tor	CE = VIL OF OE = VIL	0		60	ns
Data hold time (from address)	THAOD	ton ·	CE = OE = VIL	0			ns

- \* 1. Voltage applied to P20/NMI pin
  - 2. Symbol of the corresponding µPD27C256A
  - 3. theo is the time counted from when either OE or CE becomes Val.

40


■ 6427525 OO85944 55T **■** 

### **PROM Write Mode Timing**



- Note 1. Apply Voor before Vrr and shut it off after Vrr.
  - 2. Do not allow Vrr to become +13 V or more including an overshoot.


#### **PROM Read Mode Timing**





**■** 6427525 0085945 496 **■** 

#### 8. PACKAGE INFORMATION

# 64PIN PLASTIC SHRINK DIP (750 mil)








P64C-70-750A,C


#### NOTES


- Each lead centerline is located within 0.17 mm (0.007 inch) of its true position (T.P.) at maximum material condition.
- 2) Item "K" to center of leads when formed parallel.

ITEM	MILLIMETERS	INCHES
Α	58.68 MAX.	2.311 MAX.
В	1.78 MAX.	0.070 MAX.
С	1.778 (T.P.)	0.070 (T.P.)
D	0.50 <sup>±0.10</sup>	0.020-0.004
F	0.9 MIN.	0.035 MIN.
G	3.2 <sup>±0.3</sup>	0.126 ±0 012
Н	0.51 MIN.	0.020 MIN.
l	4.31 MAX.	0.170 MAX.
J	5.08 MAX.	0.200 MAX.
κ	19.05 (T.P.)	0.750 (T.P.)
L	17.0	0.669
М	0.25 -0.05	0.010 - 8:863
N	0.17	0.007

# **64 PIN PLASTIC QUIP**









#### NOTE


Each lead centerline is located within 0.25 mm (0.010 inch) of its true position (T.P.) at maximum material condition.

		P64GQ-100-36
ITEM	MILLIMETERS	INCHES
Α	41.5 <sup>±8.3</sup>	1.634 <sup>±8.86</sup>
С	16.5	0.650
Н	0.50 <sup>±0.10</sup>	0.020 <sup>±8.88</sup> \$
1	0.25	0.010
J	2.54 (T.P.)	0.100 (T.P.)
K	1.27 (T.P.)	0.050 (T.P.)
М	1.1 =8 75	0.043 = 8866
N	0.25=8%	0.010*888\$
P	4.0 <sup>±0.3</sup>	0.157=8813
s	3.6 <sup>±0.1</sup>	0.142 <sup>±8</sup> 88
w	24.13 <sup>±1.05</sup>	0.950 <sup>±0.042</sup>
×	19.05 <sup>±1.05</sup>	0.750 <sup>±0.042</sup>

# 64PIN CERAMIC SHRINK DIP (CERDIP) (WINDOW) (750 mil)








#### **NOTES**

- Each lead centerline is located within 0.25 mm (0.01 inch) of its true position (T.P.) at maximum material condition.
- 2) Item "K" to center of leads when formed parallel.


#### P64DW-70-750A1

ITEM	MILLIMETERS	INCHES
A	58.68 MAX.	2.310 MAX.
В	1.78 MAX.	0.070 MAX.
С	1.778 (T.P.)	0.070 (T.P.)
D	0.46 ±0.05	0.018 ±0.002
F	0.8 MIN.	0.031 MIN.
G	3.5 <sup>±03</sup>	0.138 ±0.012
н	1.0 MIN.	0.039 MIN.
- 1	3.0	0.118
J	5.08 MAX.	0.200 MAX.
К	19.05 (T.P.)	0.750 (T.P.)
L	18.8	0.740
М	0.25 ±0.05	0.010 +0.002
N	0.25	0.01
S	φ7.62	ø0.300

# 64 PIN PLASTIC QFP (□14)



detail of lead end




#### NOTE

Each lead centerline is located within 0.15 mm (0.006 inch) of its true position (T.P.) at maximum material condition.

P64GC-80-AB8-3

ITEM	MILLIMETERS	INCHES
Α	17.6±0.4	0.693±0.016
В	14.0±0.2	0.551 +0.009
С	14.0±0.2	0.551-0.009
D	17.6±0.4	0.693±0.016
F	1.0	0.039
G	1.0	0.039
Н	0.35±0.10	0.014+0.004
1	0.15	0.006
J	0.8 (T.P.)	0.031 (T.P.)
K	1.8±0.2	0.071±0.008
L	0.8±0.2	0.031+0.009
М	0.15 <sup>+0.10</sup>	0.006+0.004
N	0.10	0.004
Р	2.55	0.100
Q	0.1±0.1	0.004±0.004
S	2.85 MAX.	0.112 MAX.

#### 74 PIN PLASTIC QFP (□20)




NOTE

Each lead centerline is located within 0.20 mm (0.008 inch) of its true position (T.P.) at maximum material condition.

MILLIMETERS	INCHES
23.2±0.4	0.913-0.017
20.0±0.2	0.787 ±0.009
20.0±0.2	0.787-0.009
23.2±0.4	0.913 <sup>±0.017</sup>
2.0	0.079
1.0	0.039
2.0	0.079
1.0	0.039
0.40±0.10	0.016+0.004
0.20	0.008
1.0 (T.P.)	0.039 (T.P.)
1.6±0.2	0.063±0.008
0.8±0.2	0.031+0.009
0.15+0.10	0.006+0.004
0.12	0.005
3.7	0.146
0.1±0.1	0.004±0.004
4.0 MAX.	0.158 MAX.
	20.0±0.2 20.0±0.2 23.2±0.4 2.0 1.0 2.0 1.0 0.40±0.10 0.20 1.0 (T.P.) 1.6±0.2 0.8±0.2 0.15±0.06 0.12 3.7 0.1±0.1

## 68 PIN PLASTIC QFJ (□950 mil)



#### NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

		P68L-50A1-2
ITEM	MILLIMETERS	INCHES
A	25.2±0.2	0.992±0.008
В	24.20	0.953
С	24.20	0.953
D	25.2±0.2	0.992±0.008
5	1.94±0.15	0.076±0 007
F	0.6	0.024
G	4.4±0.2	0.173 20 009
Н	2.8±0.2	0.110+0.009
ı	0.9 MIN.	0.035 MIN.
J	3.4	0.134
K	1.27 (T.P.)	0.050 (T.P.)
М	0.40±1.0	0.016+0.004
N	0.12	0.005
Р	23.12±0.20	0.910+0.009
a	0.15	0.006
T	R 0.8	R 0.031
U	0.20 +0.10	0.008+0.004

### 9. RECOMMENDED SOLDERING CONDITIONS

This product should be soldered and mounted under the conditions recommended in the table below. For details of recommended soldering conditions for the surface mounting type, refer to the information document "Surface Mount Technology Manual" (IEI-1207).

For soldering methods and conditions other than those recommended below, contact our salesman.

# **Table 9-1 Surface Mounting Type Soldering Conditions**

## (1) $\mu$ PD78P214GC-AB8 : 64-pin plastic QFP ( $\Box$ 14mm )

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 230 °C, Duration: 30 sec. max. (at 210 °C or above)  Number of times: Once  Time limit: 2 days*1 (thereafter 16 hours prebaking required at 125°C)	IR30-162-1*2
VPS	Package peak temperature: 215 °C, Duration: 40 sec. max. (at 200 °C or above)  Number of times: Once  Time limit: 2 days*1 (thereafter 16 hours prebaking required at 125 °C)	VP15-162-1*2
Pin part heating	Pin part temperature: 300 °C max., Duration: 3 sec. max. (per device side)	

## (2) $\mu$ PD78P214GJ-5BJ : 74-pin plastic QFP ( $\square$ 20mm )

		Recommended
Soldering Method	Soldering Conditions	Condition
		Symbol
Infrared reflow	Package peak temperature: 230 °C, Duration: 30 sec. max. (at 210 °C or above) Number of times: Once Time limit: 7 days*1 (thereafter 10 hours prebaking required at 125 °C)	IR30-107-1
VPS	Package peak temperature: 215 °C, Duration: 40 sec. max. (at 200 °C or above) Number of times: Once Time limit: 7 days*1 (thereafter 10 hours prebaking required at 125 °C)	VP15-107-1
Pin part heating	Pin part temperature: 300°C max. Duration: 3 sec. max. (per device side)	

## (3) $\mu$ PD78P214L : 68-pin plastic QFJ ( $\square$ 950mil )

Soldering Method	Soldering Conditions	Recommended Condition Symbol
VPS	Package peak temperature: 215 °C, Duration: 40 sec. max. (at 200 °C or above) Number of times: Once Time limit: 7 days*1 (thereafter 10 hours prebaking required at 125 °C)	VP15-107-1
Pin part heating	Pin part temperature: 300 °C max. Duration: 3 sec. max. (per device side)	

- 1. For the storage period after dry-pack decapsulation, storage conditions are max. 25 °C, 65% RH.
  - 2. This condition is not applicable to the "K" specification product.

Note Use of more than one soldering method should be avoided (except in the case of pin part heating).

48

**■** 6427525 0085952 626 **■** 



# **Table 9-2 Insert Type Soldering Conditions**

 $\mu$ PD78P214CW : 64-pin plastic shrink DIP(750mil)

μPD78P214DW : 64-pin ceramic shrink DIP (CERDIP)(with wundow)(750mil)

 $\mu$ PD78P214GQ-36 : 64-pin plastic QUIP

Soldering Method	Soldering Conditions	
Wave soldering (lead part only)	Solder bath temperature: 260 °C max., Duration: 10 sec. max.	
Pin part heating	Pin part temperature: 260 °C max., Duration: 10 sec. max.	

Note Ensure that the application of wave soldering is limited to the lead part and no solder touches the main unit directly.

Notification -

A version of this product with improved recommended soldering conditions is available. For details (improvements such as infrared reflow peak temperature extension (235°C), number of times: twice, relaxation of time limit), contact NEC sales personnel.

49

#### APPENDIX. DEVELOPMENT TOOLS

The following development tools are available for system development using  $\mu$ PD78P214.

For development tools manufactured by a third party, see the "78K/II Series Development Tools Selection Guide (EF-2)".

#### Hardware (1/2)

IE-78240-R-A	The IE-78240-R-A is a functionally enhanced version of the IE-78210-R and IE-78240-R, and is an in-circuit emulator for use with the entire µPD78214 series. It can be used when a PC-9800 series or IBM PC/AT™model is used as the host machine. The separately available screen debugger and device file are required, and in combination with these it is possible to perform debugging at the C language or structured assembly language source program level. More efficient debugging and program testing is possible through simultaneous data access and program fetch trace and C0 coverage functions, etc. If the user already has an IE-78210-R or IE-78240-R, this can be used in the same way as the IE-78240-R-A by purchasing a separately available board (IE-78200-R-BK).
IE-78240-R IE-78210-R*	IE-78210-R and IE-78240-R are in-circuit emulators which can be used in common with the μPD78214 series. Debugging is performed by connecting a host machine or a console. Connecting it to a host machine permits a symbolic debugging, object file transfer to a host machine, and efficient debugging.  This tool incorporates RS-232-C serial interface for 2 channels, which enables connection to the PG-1500 PROM programmer.  The IE-78240-R also executes the high-speed down loading of an object file and symbol file via Centronics I/F.
IE-78240-R-EM IE-78210-R-EM* IE-78200-R-EM IE-78200-R-BK	This board upgrades an in-circuit emulator for the 75X series and 78K series to the IE-78210-R, IE-78240-R or IE-78240-R-A. For details, refer to "System upgrade" described later.
EP-78210CW* EP-78240CW-R	This is an emulation probe for $\mu$ PD78P214CW. EP-78240CW-R is the same product as EP-78210CW except its longer cable length.
EP-78210GC* EP-78240GC-R	This is an emulation probe for $\mu$ PD78P214GC-AB8. It should be used together with EV-9200GC-64. EP-78240GC-R is the same product as EP-78210GC except its longer cable length.
EP-78210GJ*	This is an emulation probe for $\mu$ PD78P214GJ-5BJ. It should be used together with either EP-78210L, EP-78240LP-R or EV-9200G-74.
EP-78240GJ-R	This is an emulation probe for $\mu$ PD78P214GJ-5BJ. It should be used together with EV-9200G-74. Unlike the EP-78210GJ, this is an integral probe, allowing easy operation.
EP-78210GQ* EP-78240GQ-R	This is an emulation probe for $\mu$ PD78P214GQ-36. EP-78240GC-R is the same product as EP-78210GQ except its longer cable length.
EP-78210L* EP-78240LP-R	This is an emulation probe for $\mu$ PD78P214L. EP-78240LP-R is the same product as EP-78210L except its longer cable length.

No longer manufactured.

Remarks The cables EP-78210GJ, EP-78210GC, EP-78240GC-R, EP-78240GJ-R are respectively provided with one piece of the socket EV-9200GC-74 or EV-9200GC-64.

50

**■** 6427525 0085954 4T9 **■** 

### Hardware (2/2)

EV-9200G-74	This is a socket mounted on the board of user system which is made for $\mu$ PD78P214GJ-5BJ. It should be used together with either EP-78210GJ or EP-78240GJ-R.
EV-9200GC-64	This is a socket mounted on the board of user system which is made for $\mu$ PD78P214GC-AB8. It should be used together with either EP-78210GC or EP-78240GC-R.
PG-1500	PROM programmer which enables a single-chip microcomputer with on-chip PROM to be programmed in stand-alone mode or by operations from a host machine by connection of the supplied board and separately available programmer adapter. Typical PROMs from 256K bits to 4M bits can also be programmed.
PA-78P214CW	This is a PROM programmer adapter for $\mu$ PD78P214CW/78P214DW, and should be used in combination with PG-1500, etc.
PA-78P214GC	This is a PROM programmer adapter for $\mu$ PD78P214GC-AB8 and should be used in combination with PG-1500, etc.
PA-78P214GJ	This is a PROM programmer adapter for $\mu$ PD78P214GJ-5BJ and should be used in combination with PG-1500, etc.
PA-78P214GQ	This is a PROM programmer adapter for $\mu$ PD78P214GQ-36 and should be used in combination with PG-1500, etc.
PA-78P214L	This is a PROM programmer adapter for $\mu$ PD78P214L and should be used in combination with PG-1500, etc.

<sup>\*</sup> No longer manufactured.

Remarks EV-9200GC-74 or EV-9200GC-64 is available by the 5- piece set (ordered in units of a set).

51

#### Software

## ① Language Processing Software (1/2)

	A relocatable assemble Because it is a relocat efficiency can be imported assemble structure is also proving improved.	able assembler wit roved. er which can descri	th a macro function,	, development ogram control	
	Host Machine	os	Supply Medium	Ordering Code	
		MS-DOS™	8-inch 2D *1	μS5A1RA78K2	
78K/II series	PC-9800 series	(Ver.3.30 to	5-inch 2HD	μS5A10RA78K2	
relocatable assembler (RA78K/II)	361163	Ver.5.00A*3)	3.5-inch 2HD	μS5A13RA78K2	
(10-701011)		PC DOS™	5-inch 2D *2	μS7B11RA78K2	
	IBM PC / AT	(Ver.3.1)	5-inch 2HC	μS7B10RA78K2	
	HP9000 series 300™	HP-UX™ (rel.7.05B)		μS3H15RA78K2	
	SPARKstation™	Sun OSTM (rel.4.1.1)	Cartridge tape (QIC-24)	μS3K15RA78K2	
	EWS-4800 series™ (RISC)	EWS-UX/V™ (rel.4.0)		S3M15RA78K2	
	A C compiler which can be used by the entire 78K/II series.  Its language specification is compliant with ANSI, thus programs can be converted into ROM. It is provided with such functions as special function register manipulation, bit manipulation, variables using short direct addressing, interrupt control functions. Use of these function allows efficient programming and higher object efficiency to be achieved.  It is also provided with start-up routine sample programs and standard function object libraries.  Use of this compiler requires 78K/II series relocatable assembler (RA78K/II).				
	Host Machine	os	Supply Medium	Ordering Code	
78K/II series C compiler (CC78K/II)	PC-9800	MS-DOS (Ver.3.30 to	5-inch 2HD	μS5A10CC78K2	
(CC/DIVIII)	series	Ver.5.00A*3)	3.5-inch 2HD	μS5A13CC78K2	
	IDM DC / AT	PC DOS	5-inch 2D *2	μS7B11CC78K2	
	IBM PC / AT	(Ver.3.1)	5-inch 2HC	μS7B10CC78K2	
	HP9000 series 300	HP-UX (rel.7.05B)		μS3H15CC78K2	
	SPARKstation	Sun OS (rel.4.1.1)	Cartridge tape (QIC-24)	μS3K15CC78K2	
	EWS-4800 series (RISC)	EWS-UX/V (rel.4.0)		S3M15CC78K2	

52

**■** 6427525 DD85956 271 **■** 

- No longer available for purchase with 8-inch 2D. 5-inch 2HD or 3.5-inch 2HD should be selected instead.
   If it has been purchased with 8-inch 2D, the 5-inch 2HD will be sent in the next version upgrade.
  - 2. The 5-inch 2D version is no longer sold. Please note that users who have previously purchased software in 5-inch 2D format will be sent future version upgrades in 5-inch 2HC format.
  - 3. The task swap function, which is provided with Ver.5.00/5.00A, is not available with this software.

# ① Language Processing Software (2/2)

	A source program of a library which belongs to the CC78K/II. Required to improve (to adapt more to the user specifications.) the library.				
	Host Machine	os	Supply Medium	Ordering Code	
	PC-9800	MS-DOS (Ver.3.30 to	5-inch 2HD	μS5A10CC78K2-L	
78K/II series C compiler	series	Ver.5.00A*)	3.5-inch 2HD	μS5A13CC78K2-L	
library source file (CC78K/II-L)	IBM PC / AT	PC DOS (Ver.3.1)	5-inch 2HC	μS7B10CC78K2-L	
	HP9000 series 300	HP-UX (rel.7.05B)		μS3H15CC78K2-L	
	SPARKstation	Sun OS (rel.4.1.1)	Cartridge tape (QIC-24)	μS3K15CC78K2-L	
	EWS-4800 series (RISC)	EWS-UX/V (rel.4.0)		μS3M15CC78K2-L	

The task swap function, which is provided with Ver.5.00/5.00A, is not available with this software.

\*

+

#### In-Circuit Emulator Software

Screen debugger (SD78K/II)	Program which control with the device file (D Using the IE-78240-R- with the IE-78240-R-A machine. This software enables functions for source p structured assembly i splitting for the simul	OF78210).  A or an in-circuit er , can be used with shighly efficient del program level debug anguage or assemb	nulator system-upg a PC-9800 series or ougging to be perfo ging of programs v ly language, and he	raded to equivalence IBM PC/AT host  rmed through written in C language, ost machine screen	
	Host Machine	os	Supply Medium	Ordering Code	
	PC-9800 series	MS-DOS (Ver.3.30 to	5-inch 2HD	μS5A10SD78K2 μS5A13SD78K2	
·	IBM PC / AT	Ver.5.00A*1) PC DOS (Ver.3.1)	5-inch 2HC	μS7B10SD78K2*2	
	Required to perform / debugger (SD78K/II).	uPD78214 series del	ougging in conjunct	ion with the screen	
	Host Machine	os	Supply Medium	Ordering Code	
Device file (DF78210)	PC-9800 series	MS-DOS	5-inch 2HD	μS5A10DF78210	
		(Ver.3.30 to Ver.5.00A*1)	3.5-inch 2HD	μS5A13DF78210	
	IBM PC / AT	PC DOS (Ver.3.1)	5-inch 2HC	μS7B10DF78210*2	
	A program which controls the IE-78210 from the host machine. Its automatic command execution capability allows more efficient debugging.				
IE-78210-R	Host Machine	os	Supply Medium	Ordering Code	
IE-78210-R-EM		MS-DOS	8-inch 2D *3	μS5A1IE78210-P01	
control program (IE78210)	PC-9800	(Ver.3.30 to	5-inch 2HD	μS5A10IE78210-P01	
	series	Ver.5.00A*1)	3.5-inch 2HD	μS5A13IE78210	
	IBM PC / AT	PC DOS	5-inch 2D *4	μS7B11IE78210-P02	
	IBWI PC / AT	(Ver.3.1)	5-inch 2HC	μS7B10IE78210	
	A program which cor its automatic comma				
15 70240 P	Host Machine	os	Supply Medium	Ordering Code	
IE-78240-R IE-78240-R-EM		MS-DOS	8-inch 2D *3	μS5A1IE78240	
control program	PC-9800	(Ver.3.30 to	5-inch 2HD	μS5A10IE78240	
(IE78240)	series	Ver.5.00A*1)	3.5-inch 2HD	μS5A13IE78240	
		PC DOS	5-inch 2D *4	μS7B11IE78240	
	IBM PC / AT	(Ver.3.1)	5-inch 2HC	μS7B10IE78240	

54

**6427525 0085958 044** 

- The task swap function, which is provided with Ver.5.00/5.00A, is not available with this software.
  - 2. Under development.
  - 3. No longer available for purchase with 8-inch 2D. 5-inch 2HD or 3.5-inch 2HD should be selected instead. If it has been purchased with 8-inch 2D, the 5-inch 2HD will be sent in the next version upgrade.
  - 4. The 5-inch 2D version is no longer sold. Please note that users who have previously purchased software in 5-inch 2D format will be sent future version upgrades in 5-inch 2HC format.

#### ③ PROM Programmer Software

PG-1500 controller	Controls the PG-1500 on the host machine, with the PG-1500 and host machine connected via a serial or parallel interface.				
	Host Machine	os	Supply Medium	Ordering Code	
	PC-9800	MS-DOS (Ver.3.30 to	5-inch 2HD	μS5A10PG1500	
	series	Ver.5.00A*1)	3.5-inch 2HD	μS5A13PG1500	
	IBM PC / AT	PC DOS	5-inch 2D *2	μS7B11PG1500	
	TOWN FC / AT	(Ver.3.1)	5-inch 2HC	μS7B10PG1500	

- 1. The task swap function, which is provided with Ver.5.00/5.00A, is not available with this software.
  - 2. The 5-inch 2D version is no longer sold. Please note that users who have previously purchased software in 5-inch 2D format will be sent future version upgrades in 5-inch 2HC format.

# System Upgrade from Another In-Circuit Emulator

## System upgrade to IE-78240-R-A

Current Emulator	IE-Group No.	Boards to be Purchased	Remarks
IE-78230-R-A IE-78140-R	1	IE-78240-R-EM	_
IE-78240-R	2	IE-78200-R-BK	-
IE-78112-R*1 IE-78220-R*1 IE-78310-R*1 IE-78310A-R	3	IE-78200-R-BK IE-78240-R-EM*2	The high-speed download function cannot be used. If you also have an IE Group 1/2/4 in-circuit emulator, a system upgrading based on the IE Group 1/2/4 in-circuit emulator is recommended. If you also have an IE Group 1 in-circuit emulator, the IE-78200-R-BK is not required (the IE Group 1 in-circuit emulator contains an IE-78200-R-BK and therefore this board can be used).
IE-75000-R IE-78000-R IE-78130-R IE-78230-R IE-78320-R*1 IE-78327-R IE-78330-R IE-78350-R IE-78600-R	4	IE-78200-R-BK IE-78240-R-EM	If you also have an IE Group 1, in-circuit emulator, the IE-78200-R-BK is not required (the IE Group 1 in-circuit emulator contains an IE78200-R-BK, and therefore this board can be used).
IE-78210-R*1	5	1E-78200-R-BK	The high-speed download function cannot be used.

- 1. No longer manufactured and not available for purchase.
  - 2. When performing emulation of the  $\mu$ PD78214 series, if you have already the IE-78210-R-EM\*1, the IE-78240-R-EM is not required.

## System upgrade to IE-78240-R

Current Emulator	IE-Group No.	Boards to be Purchased	Remarks
IE-78112-R•1 IE-78210-R•1 IE-78220-R•1	1	IE-78240-R-EM*2	The high-speed download function cannot be used. If you also have an IE of Group 4, use of IE cabinet of Group 4 is recommended.
IE-78130-R IE-78230-R	2	IE-78240-R-EM	_
IE-78310-R <b>*1</b> IE-78310A-R	3	IE-78200-R-EM IE-78240-R-EM*2	The high-speed download function cannot be used.  If you have an IE of Group 1, the IE-7800-R-EM is not required (the IE of Group 1 contains an IE-78200-R-EM and therefore this board can be used).
IE-75000-R IE-78000-R IE-78320-R*1 IE-78327-R IE-78330-R IE-78350-R IE-78600-R	4	IE-78200-R-EM IE-78240-R-EM	If you have an IE of Group 1, the IE-78200-R-EM is not required (the IE of Group 1 contains an IE-78200-R-EM, and therefore this board can be used).
IE-78140-R IE-78230-R-A	5	IE-78200-R-EM IE-78240-R-EM	A system upgrading to IE-78240-R-A equivalence is recommended.

- 1. No longer manufactured and not available for purchase.
  - 2. When performing emulation of the  $\mu$ PD78214 series, if you have already the IE-78210-R-EM\*1, the IE-78240-R-EM is not required.

### 3 System upgrade to IE-78210-R\*1

Current Emulator	IE-Group No.	Boards to be Purchased	Remarks
IE-78112-R*1 IE-78220-R*1	1	IE-78210-R-EM*2	_
IE-78310-R*1 IE-78310A-R	2	IE-78200-R-EM IE-78210-R-EM*1	If you have an IE of Group 1, the IE-7800-R-EM is not required (the IE of Group 1 contains an IE-78200-R-EM and therefore this board can be used).
IE-75000-R IE-78000-R IE-78130-R IE-78140-R IE-78230-R IE-78230-R-A IE-78320-R*1 IE-78327-R IE-78330-R IE-78350-R IE-78600-R	3	_	A system upgrading to IE-78210-R is not possible. A system upgrading to IE-78240-R is recommended.

- \* 1. No longer manufactured and not available for purchase.
  - 2. IE-78210-R-EM no longer manufactured and not available for purchase. Therefore, if you do not have the IE-78210-R-EM, a system upgrade to IE-78240-R or IE-78240-R-A is recommended.

**■** 6427525 0085961 639 **■** 

57

#### **Built-In Software**


# Fuzzy Inference Development Support System

	A program to support function) input/editing		-	membership	
Fuzzy knowledge	Host Machine	os	Supply Medium	Ordering Code	
data creation tool (FE9000)	PC-9800	MS-DOS	5-inch 2HD	μS5A10FE9000	
(* E3000)	series	(Ver.3.10 to Ver.3.30C)	3.5-inch 2HD	μS5A13FE9000	
	IBM PC / AT	PC DOS (Ver.3.1)	5-inch 2HC	μS7B10FE9000	
	A program to convert data creation tool to a	•	•	, -	
	Host Machine	os	Supply Medium	Ordering Code	
Translator (FT9080)	PC-9800	MS-DOS (Ver.3.10 to	5-inch 2HD	μS5A10FT9080	
	series	(ver.3.10 to Ver.3.30C)	3.5-inch 2HD	μS5A13FT9080	
	IBM PC / AT	PC DOS (Ver.3.1)	5-inch 2HC	μS7B10FT9080	
	A program to execute fuzzy inference. Executes fuzzy inference by linking with the fuzzy knowledge data converted by the translator.				
Fuzzy inference	Host Machine	os	Supply Medium	Ordering Code	
module (FI78k/II)	PC-9800	MS-DOS (Ver.3.10 to	5-inch 2HD	μS5A10Fl78K2	
	series	Ver.3.30C)	3.5-inch 2HD	μS5A13Fl78K2	
	IBM PC / AT	PC DOS (Ver.3.1)	5-inch 2HC	μS7B10Fl78K2	
	A support software to hardware level using	•	•	ge data at the	
Fuzzy debugger	Host Machine	os	Supply Medium	Ordering Code	
(FD78K/II)*	PC-9800	MS-DOS (Ver.3.10 to	5-inch 2HD	μS5A10FD78K2	
	series	(Ver.3.10 to Ver.3.30C)	3.5-inch 2HD	μS5A13FD78K2	
	IBM PC / AT	PC DOS (Ver.3.1)	5-inch 2HC	μS7B10FD78K2	

Under development

58

**■** 6427525 0085962 575 **■** 



Using the IE as stand-alone by connecting with a console When using by connecting with a host machine

EV-9200GC-64, EV-9200G-74

Only when the IE-78240-R is used

The EWS used are HP9000 series 300, SUN4/3900 and EWS-4800/200 series. The EWS cannot be connected to an in-circuit emulator. ÷

Not available for purchase ຜ່