



DATA SHEETUniprocessor System Controller

DESCRIPTION

The Uniprocessor System Controller (USC) has a DRAM memory controller and functions to regulate the flow of requests and data on the UPA bus. It also controls the resets going to all UPA clients.

Features

- Controls up to eight standard SS-10/SS-20-type DRAM SIMMs
- Supports various memory SIMM organizations: 16 MB, 64 MB, and 256 MB as well as dual-stacked 128-MB SIMMs
- Controls and generates a number of resets for the system
- Programmed via a standard 8-bit asynchronous interface (EBus)
- JTAG interface allows full chip scan
- 225-pin ABGA package

Benefits

- Standard workstation memory
- Flexibility
- High integration
- Allows design of low-cost, low-chip-count embedded systems
- Ease of design and testability
- Low cost


The USC is used as the system controller of a complete Uniprocessor UltraSPARC system.

Note: Instead of using the U2S, the USC can also be used with the UPA to PCI-bus; I/O interface controller (U2P)

UPA Devices

Abbreviations	Part Number	Description
USC	SC_UP	Uniprocessor System Controller
RIC	RISC	Reset/Interrupt/Clock Controller
U2S	SYSIO	UPA to SBus I/O interface controller
U2P	Psycho	UPA to PCI bus I/O Interface controller
XBI	BMX	Crossbar Data Path

Note: This data sheet refers to the UPA to System I/O interface. The UPA to PCI bus Interface controller (U2P) can be substituted where U2S appears.

BLOCK AND TYPICAL APPLICATION DIAGRAMS**Figure 1. USC Block Diagram**




Figure 2. USC Typical Application Diagram

SIGNAL DESCRIPTIONS

UPA Interface Signals

Signal	I/O	Description
UPA_ADDRBUS0[34:0]	I/O	Address bus 0 (processor/U2S)
UPA_ADR0_PAR	I/O	Parity for address bus 0
UPA_ADR0_VAL[1:0]	I/O	[0] = processor, [1] = U2S
UPA_SC_REQ0	O	USC request for address bus 0
UPA_REQIN0[1:0]	I	Client address bus 0 arbitration requests: [0] = processor, [1] = U2S
UPA_ADDRBUS1[28:0]	O	Address bus for UPA64S
UPA_ADDR1_VAL1	O	Address valid signal for UPA64S
UPA_SREPLY0_[4:0]	O	S_Reply for processor
UPA_SREPLY1_[4:0]	O	S_Reply for U2S
UPA_SREPLY2_[2:0]	O	S_Reply for UPA64S
UPA_PREPLY0_[4:0]	I	P_Reply from processor
UPA_PREPLY1_[4:0]	I	P_Reply from U2S
UPA_PREPLY2_[1:0]	I	P_Reply from UPA64S
UPA_RESET0	O	Reset for processor, tied to the U2S's UPA_ARB_RESET
UPA_RESET1	O	Reset for U2S
UPA_XIR	O	XIR reset for processor only
UPA_ECC_VAL_0	O	ECC valid for processor
UPA_ECC_VAL_1	O	ECC valid for U2S
UPA_DATA_STALL0	O	Stall data to processor
UPA_DATA_STALL1	O	Stall data to U2S

Memory Interface Signals

Signal	I/O	Description
MEMADDR[12:0]	O	Row/column address
RAS[3:0]	O	RAS per SIMM pair
CAS[3:0]	O	CAS (four copies)
WE	O	Write enable

Crossbar Interface Signals

Signal	Type	Description
BMX_CMD0[3:0]	O	Command to XB1 crossbar array of 18 devices
MRB_CTRL0	O	Fill the XB1 read buffer
MWB_CTRL0	O	Drain the XB1 write buffer

Crossbar Interface Signals

Signal	Type	Description
BMX_CMD1[3:0]	O	Duplicate of BMX_CMD0[3:0]
MRB_CTRL1	O	Duplicate of MRB_CTRL0
MWB_CTRL1	O	Duplicate of MWB_CTRL0

EBus Signals

Signal	Type	Condition	Description
EBUS_DATA[7:0]	I/O	5-V tolerant	Data in and data out pins - 3.3 volt output level
EBUS_CS	I	5-V tolerant	Chip select for USC on the EBus
EBUS_ADDR[2:0]	I	5-V tolerant	EBus address
EBUS_RDY	O		EBus ready to the STP2001 SLAVIO- 3.3 volt output level
EBUS_WR	I	5-V tolerant	Indicates write on EBus
EBUS_RD	I	5-V tolerant	Indicates read on EBus

Miscellaneous Signals

Signal	Type	Condition	Description
CLK+	I	PECL	System clock (differential)
CLK-	I	PECL	System clock (differential)
SYS_RESET	I	5-V tolerant	Power-on reset; pulldown
P_BUTTON_RESET	I	5-V tolerant	POR button reset
X_BUTTON_RESET	I	5-V tolerant	XIR button reset
PLL_BYPASS	I		Bypass internal PLL
JTAG_TDI	I	5-V tolerant	Test data input
JTAG_TDO	O		Test data output- 3.3 volt output level
JTAG_TCK	I	5-V tolerant	Scan clock
JTAG_TMS	I	5-V tolerant	Test mode select; pullup
JTAG_TRST	I	5-V tolerant	Reset TAP controller; pullup
DEBUG[3:0]	O		Debug pins
PM_OUT	O		Process monitor output

Power and Ground

Signal	Description
V _{DD}	+3.3 V
V _{SS}	Ground

Power and Ground

Signal	Description
PLL_VDD	Power for PLL
PLL_GND	Ground for PLL
V _{CC}	5-V reference for 5-V tolerant inputs

TECHNICAL OVERVIEW

The USC implements three UPA ports on two address buses. It has a programmable memory controller and an EBus interface. Addresses flow through the USC. Data flows through the crossbar switches.

UPA Port Interface (PIF)

The PIF is responsible for receiving UPA packets, decoding their destinations, and forwarding the packets to their proper destinations. The PIF also receives all P_Replies from UPA clients.

UPA address bus 0 has two clients: the processor and U2S (UPA-to-SBus Interface), or U2P (UPA-to-PCI Interface). The PIF controls the arbitration on UPA address bus 0, for its two clients and itself. The two other masters on this bus are the processor and one of the system I/O devices. The PIF arbitration algorithm is described in the USC User Manual.

Noncached transactions are typically forwarded to a system I/O chip. Cached transactions are typically forwarded to the memory controller. The PIF maintains data coherency in the system between the processor cache, main memory, and the U2S merge buffer.

The UPA address bus 1 supports a single UPA64S device. This address bus is output only on the USC (for example: unidirectional), and the USC is always the master. This interface is typically used for a graphic slave device. The PIF will only generate and receive truncated P_Reply and S_Reply packets going to and coming from the UPA64s device.

The PIF contains three sets of the following registers (one for each UPA port, processor, U2S, UPA 64S device):

- SC_Port_Config registers
- SC_Port_Status registers

UPA Data Path Scheduler (DPS)

The DPS is responsible for regulating the flow of data throughout the system. It generates the following:

- STP2230SOP (XB1/BMX) crossbar switch commands;
- S_Replies for all clients;
- UPA_DATA_STALL signals;
- UPA_ECC_VAL signals.

DPS contains no software-visible registers.

Memory Controller (MC)

The MC is responsible for controlling the SIMMs. It performs the following functions:

- Generates timing for read, write, and refresh;
- Converts the physical address in the UPA packet into row and column addresses;
- Maintains the refresh timer;
- Controls loading and unloading of data from the XB1 read and write buffers.

The PIF forwards memory requests to the MC. The MC communicates with the DPS to schedule delivery of data.

The MC contains the following registers:

- MC_Control 0; and
- MC_Control 1

These registers are described in further detail in the USC User Guide.

EBus Interface (EB)

The EB implements an interface to EBus, an asynchronous 8-bit interface controlled by the STP2001 Slave I/O Controller (SLAVIO). Since the USC contains no UPA data path, all reading and writing of internal registers has to take place via EBus. Since all internal registers are 32 bits wide, the EB has to perform packing and unpacking.

The EB block implements reset logic and contains a number of global registers.

- SC_Control register for controlling resets and logging reset status;
- SC_ID register, which contains the USC's JEDEC ID number, implementation and version numbers, and the number of UPA ports that the chip supports;
- Performance counters: SC_Perf_Ctrl, SC_Perf0, and SC_Perf1. These counters can be configured to count various events for performance analysis.

Clock and PLL

The USC will operate at a maximum frequency of 100 MHz (10 nanoseconds cycle time). It is a completely synchronous, edge-triggered, register-based design which uses only the rising edge of the clock to update the flip-flops.

The chip also contains a phase-locked loop (PLL) to remove the skew introduced by the internal clock distribution network. This improves I/O timing.

JTAG Interface

The USC provides a JTAG interface for full chip scan which is used only for ATPG and in-system interconnect testing. The USC's boundary is shadowed to allow for board-level test.

ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings^[1]

Symbol	Parameter	Min	Max	Units
V_{DD}	DC supply voltage	0	4.1	V
V_{CC}	DC reference voltage	0	6.0	V
V_{IN}	Input voltage (any pin)	$V_{SS}-0.3$	$V_{DD} + 0.3$	V
P_D	Continuous power dissipation		2.5	W
T_{STG}	Storage temperature range	-40	125	°C

1. Operation of the device at values in excess of those listed above will result in degradation or destruction of the device. All voltages are defined with respect to ground. Functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Symbol	Parameter	Min	Typ	Max	Units
V_{DD}	DC supply voltage	3.15	3.3	3.45	V
V_{CC}	5V reference voltage		5.0	5.25	V
V_{IN}	Input voltage	$V_{SS}-0.3$		$V_{DD} + 0.3$	V
T_C	Case temperature			70	°C
T_J	Operating junction temperature			105	°C

Capacitance^[1]

Symbol	Parameter	Condition	Max	Units
C_{IN}	Input capacitance		10	pF
C_{OUT}	Output capacitance		10	pF
C_{IO}	I/O capacitance		15	pF

1. The parameter values are not tested, they are provided from simulation.

DC Characteristics

Symbol	Parameter	Conditions	Min	Max	Units
V_{IL}	Input low voltage			0.8	V
V_{IH}	Input high voltage		2.0		V
V_{IL}	Input low voltage, CLK + / -	PECL inputs	$V_{DD}-1.81$	$V_{DD}-1.475$	V
V_{IH}	Input high voltage, CLK + / -	PECL inputs	$V_{DD}-1.165$	$V_{DD}-0.88$	V
I_{IN}	Input current			10	μA
V_{OL}	Output low voltage	leakage current only		0.4	V
V_{OH}	Output high voltage	leakage current only	2.4		V
I_{OZ}	High Z leakage current			10	μA
I_{DD}	Supply current			758	mA
P_D	Power dissipation			2500	mW

AC CHARACTERISTICS

Nearly all inputs and outputs are registered and are referenced to the PECL differential input clock (CLK+ and CLK-). This clock input controls an on-board PLL. These signals are clocked by the rising edge of CLK+ at the crossover between CLK+ and CLK- (where both signals are at the same voltage). All inputs are applied with a rise and fall time of 1.0 nanosecond (ns).

The JTAG signals, are referenced to JTAG_TCK. They are asynchronous signals with respect to CLK+/CLK-.

The following signals are asynchronous to CLK + and CLK – and the JTAG clock. They include resets and the EBus Interface signals:

EBUS_ADDR[2:0]

EBUS_CS

EBUS_RD

EBUS_WR

EBUS_DATA[7:0]

P_RESET

X_RESET

SYS_RESET

JTAG_TRST

AC Characteristics, UPA_CLK+ / UPA_CLK-

Parameter	Signal Name	Condition	-83		-100		Units
			Min	Max	Min	Max	
t _{CYCLE}	CLK+ /CLK-		40.0	83.3	40	100.0	MHz
t _{WH}	CLK+ /CLK-		5.4		4.4		ns
t _{WL}	CLK+ /CLK-		5.4		4.4		ns
t _E	CLK+ /CLK-	Rising		600		600	ps
t _E	CLK- /CLK-	Falling		600		600	ps

AC Characteristics, Signals Referenced to Rising Edge of UPA_CLK

Parameter	Signal Name	Condition	-83		-100		Units
			Min	Max	Min	Max	
t_{SU}	UPA signals		2.5		3.0		ns
t_H	UPA signals		0.5		0.5		ns
t_{CO}	UPA signals	70 pF		6.1		4.1	ns
t_{VO}	UPA signals		0.5		0.5		ns
t_{CO}	BMX_CMD0[3:0]	70 pF		6.1		4.1	ns
t_{CO}	BMX_CMD1[3:0]	70 pF		6.1		4.1	ns
t_{CO}	MRB_CTRL[1:0]	70 pF		6.1		4.1	ns
t_{CO}	MWB_CTRL[1:0]	70 pF		6.1		4.1	ns
t_{CO}	MEMADDR[12:0]	70 pF		6.1		4.1	ns
t_{CO}	$\overline{RAS}[3:0]$	70 pF		6.1		4.1	ns
t_{CO}	$\overline{CAS}[3:0]$	70 pF		6.1		4.1	ns
t_{CO}	\overline{WE}	70 pF		6.1		4.1	ns
t_{CO}	$\overline{EBUS_RDY}$	70 pF		11.9		11.9	ns

AC Characteristics, JTAG_TCK and Signals Referenced to JTAG_TCK

Parameter	Signal Name	Condition	-83		-100		Units
			Min	Max	Min	Max	
t_{CYCLE}	JTAG_TCK			10.0		10.0	MHz
t_{WH}	JTAG_TCK		30.0	70.0	30.0	70.0	ns
t_{WL}	JTAG_TCK		30.0	70.0	30.0	70.0	ns
t_E	JTAG_TCK	Rising		20.0		20.0	ns
t_E	JTAG_TCK	Falling		20.0		20.0	ns
t_{SU}	JTAG_TDI	Wrt rising edge of JTAG_TCK	2.5		2.5		ns
t_H	JTAG_TDI	Wrt rising edge of JTAG_TCK	6.5		6.5		ns
t_{SU}	JTAG_TMS	Wrt rising edge of JTAG_TCK	2.5		2.5		ns
t_H	JTAG_TMS	Wrt rising edge of JTAG_TCK	6.5		6.5		ns
t_{CO}	JTAG_TDO	70 pF; Wrt falling edge of JTAG_TCK		16.0		16.0	ns

Signal Timing Definition




Figure 3. Signal Timing Definition

PLL Specifications

PLL and Clock Distribution Circuitry

The schematic below shows the PLL scheme inside the USC.




Figure 4. PLL and Clock Distribution Schematic

Power Supply Filter

The PLL power should be filtered with the following part or equivalent to reduce the system noise injected into the PLL by the system: TDK ACF321825 EMI/RFI filter.

TIMING DIAGRAMS

Bus Timings

All data transfers have a dead cycle between them, except for back-to-back single writes from the processor to a graphics slave device.

The following diagrams show some best-case response timing for the USC.

Figure 5 shows the best-case timing for forwarding a PRequest on address bus 0.




Figure 5. Best-Case PRequest-to-PRequest Timing (ABus0 to ABus0)

Figure 6 shows the best-case timing for sending an SRequest that is triggered by a PRequest.




Figure 6. Best-Case PRequest-to-SRequest Timing (ABus0 to ABus0)

Since the USC is always the master of address bus 1 and no arbitration is ever required on that bus, the time it takes for the USC to forward a packet from address bus 0 to address bus 1 is faster than between two devices on address bus 0, as shown in *Figure 7*.




Figure 7. Best-Case PRequest-to-SRequest Timing (ABus0 to ABus1)

Figure 8 and Figure 9 show the best-case timing for non-cacheable single and block read from U2S referenced to the time the P_Reply is issued from the slave. The timing for non-cacheable read from the fast frame buffer (FFB) (UPA64S) is the same, except that it is referenced to a single-cycle P_RASB instead of the two-cycle P_RAS/P_RAB.




Figure 8. Best-Case Timing for Noncached Single Read, UPA64 -> UPA128




Figure 9. Best-Case Timing for Noncached Block Read, UPA64 -> UPA128

Figure 10 and Figure 11 show the best-case timing for a non-cacheable single and block write to the U2S. A non-cacheable write to the FFB has similar timing, except that the time it takes to forward the PRequest is slightly less.




Figure 10. Best-Case Timing for Non-Cached Single Write, UPA128 -> UPA64




Figure 11. Best-Case Timing for Non-Cached Block Write, UPA128 -> UPA64

Figure 12 and Figure 13 show a U2S single and block read from the FFB, referenced to the P_Reply from the FFB.




Figure 12. Best-Case Timing for Non-Cached Single Read, UPA64 -> UPA64




Figure 13. Best-Case Timing for Noncached Block Read, UPA64 -> UPA64

Figure 14 and Figure 15 show the best-case timing for a U2S non-cacheable single and block write to FFB.




Figure 14. Best-Case Timing for Noncached Single Write, UPA64 -> UPA64




Figure 15. Best-Case Timing for Noncached Block Write, UPA64 -> UPA64

Figure 16 and Figure 17 show the nominal timing for a U2S non-cacheable single and block read from the processor.




Figure 16. Best-Case Timing for Noncached Single Read, UPA128 -> UPA64




Figure 17. Best-Case Timing for Noncached Block Read, UPA128 -> UPA64

Note: Timing diagrams for U2S non-cacheable single and block write to the processor are not shown because such transactions are dropped by the USC.

Figure 18 shows the “fast path” timing for memory reads issued from the processor. Fast paths are characterized by row address valid one cycle earlier than that of normal paths. The fast path is only available for reads issued from the processor’s master class 0. It is not available for writes or for any accesses from the U2S. Normal paths are used for all transactions that are not processor reads from memory, for example, DMA, memory writes, etc. See Figure 22 and Figure 23 for a graphic representation of fast paths and normal paths. Fast path is not implemented for processor writes because for processor transaction type P_WRI_REQ (described in the UPA specification) we need to examine the IVA bit (state bit embedded in the transaction packet, as described in the UPA specification) before launching the request to memory, and the IVA bit is in the second half of the PRequest packet. P_WRB_REQ (described in the UPA specification) almost always follows a victimizing read, and this can be overlapped with the read. Accesses from the U2S are less latency sensitive. Since the fast path is very timing critical and adds additional complexity to the logic, it is not implemented for the U2S.




Figure 18. Best-Case PRequest-to-Memory Request Timing, Read (Fast Path)

Figure 19 shows a read or write issued through the “normal path.”






Figure 19. Best-Case PRequest-to-Memory Request Timing (Normal Path)




**Figure 21. Basic Refresh Timing**

1. $\overline{\text{RAS}}$ is the minimum $\overline{\text{RAS}}$ timing.
2. RP is the $\overline{\text{RAS}}$ -precharge timing.

UPA-to-Memory Timing

Figure 22 and Figure 23 show the minimum time for a UPA memory request packet issued on the UPA address bus pins to traverse the USC and appear on the USC's memory outputs, assuming that the USC is idle.

**Figure 22. Best-Case UPA-to-Memory Timing (Fast Path)**




Figure 23. Best-Case UPA-to-Memory Timing (Normal Path)

Note: Fast path timing is only applicable for memory reads issued from the processor. All other memory accesses use the normal path.

Default Memory Timing

Figure 24 through Figure 28 show the default timing after power on. These are the slowest, most conservative timings possible and are guaranteed to work at any frequency.




Figure 24. Default Memory CPU Read Timing




Figure 25. Default Memory CPU Write Timing




Figure 26. Default Memory U2S Read Timing




Figure 27. Default Memory U2S Write Timing




Figure 28. Default Refresh Timing

83.3 MHz (12 ns) Timings




Figure 29. 83.3 MHz CPU Read Timing




Figure 30. 83.3 MHz CPU Write Timing




Figure 31. 83.3 MHz U2S Read Timing




Figure 32. 83.3 MHz U2S Write Timing




Figure 33. 83.3 MHz Refresh Timing

71.4 MHz (14 nanoseconds) Timings






Figure 34. 71.4 MHz CPU Read Timing

**Figure 35. 71.4 MHz CPU Write Timing****Figure 36. 71.4 MHz U2S Read Timing**




Figure 37. 71.4 MHz U2S Write Timing






Figure 38. 71.4 MHz Refresh Timing

Minimum Timings

Figure 39 through Figure 43 show the absolute minimum timing that the memory controller is capable of generating.

**Figure 39. Minimum CPU Read Timing****Figure 40. Minimum CPU Write Timing**




Figure 41. Minimum U2S Read Timing




Figure 42. Minimum U2S Write Timing




Figure 43. Minimum Refresh Timing

EBus Timing

Figure 44 and Figure 45 show external timing for EBus accesses.




Figure 44. External EBus Read Timing





Figure 45. External EBus Write Timing

225-Pin Plastic ABGA Package Dimensions



Notes:

1. Drawing is not to scale.
2. Unless otherwise specified, all dimensions are in millimeters. Nonlimited dimensions other than size of raw material shall be held as follows when expressed:
 10^{-2} decimal places,
 ± 0.13 as angles,
 10^{-3} decimal places
3. It is imperative that measures be taken during assembly, handling, etc. to prevent the possibility of damage to devices by static electric discharge.
4. The flatness of the overmold surface in the center 10.16 mm DIA area, shall be within 0.076 mm.