



# A62S6316 Series

## 64K X 16 BIT LOW VOLTAGE CMOS SRAM

---

### Document Title

**64K X 16 BIT LOW VOLTAGE CMOS SRAM**

### Revision History

<u>Rev. No.</u>	<u>History</u>	<u>Issue Date</u>	<u>Remark</u>
0.0	Initial issue	October 8, 1998	Preliminary
0.1	Change access times from 70/100 ns to 55/70 ns(max.) Change dynamic operating current from 80/70mA to 40mA Modify TSOP 44L (Type II) package outline drawing	February 12, 1999	
0.2	Modify truth table	June 9, 1999	
0.3	Change dynamic operating current from 40mA to 50mA(max.)	June 21, 1999	
0.4	Modify TSOP 44L (Type II) package outline drawing and Dimensions	November 9, 1999	
0.5	Add mini BGA package outline dimensions symbol E2 min. and max.	August 12, 2002	
1.0	Final version release	July 11, 2003	Final
1.1	Add Pb-Free package type	August 9, 2004	

## 64K X 16 BIT LOW VOLTAGE CMOS SRAM

### Features

- Operating voltage: 2.7V to 3.3V
- Access times: 55/70 ns (max.)
- Current:
  - A62S6316-S series:    Operating: 50mA (max.)  
                          Standby: 15μA (max.)
  - A62S6316-SI series:   Operating: 50mA (max.)  
                          Standby: 30μA (max.)
- Extended operating temperature range : -25°C to 85°C for -SI series
- Full static operation, no clock or refreshing required
- All inputs and outputs are directly TTL-compatible
- Common I/O using three-state output
- Data retention voltage: 2V (min.)
- Available in 44-pin TSOP and 48-ball Mini BGA (6X8) packages.

### General Description

The A62S6316 is a low operating current 1,048,576-bit static random access memory organized as 65,536 words by 16 bits and operates on low power supply voltage from 2.7V to 3.3V. It is built using AMIC's high performance CMOS process.


Inputs and three-state outputs are TTL compatible and allow for direct interfacing with common system bus structures.

The chip enable input is provided for POWER-DOWN, device enable. Two byte enable inputs and an output enable input are included for easy interfacing.

Data retention is guaranteed at a power supply voltage as low as 2V.

### Pin Configuration


#### ■ TSOP (Type II)



#### ■ Mini BGA (6X8) Top View

	1	2	3	4	5	6
A	LB	OE	A0	A1	A2	NC
B	I/O <sub>8</sub>	HB	A3	A4	CS	I/O <sub>0</sub>
C	I/O <sub>9</sub>	I/O <sub>10</sub>	A5	A6	I/O <sub>1</sub>	I/O <sub>2</sub>
D	VSS	I/O <sub>11</sub>	NC	A7	I/O <sub>3</sub>	VCC
E	VCC	I/O <sub>12</sub>	NC	NC	I/O <sub>4</sub>	VSS
F	I/O <sub>14</sub>	I/O <sub>13</sub>	A14	A15	I/O <sub>5</sub>	I/O <sub>6</sub>
G	I/O <sub>15</sub>	NC	A12	A13	WE	I/O <sub>7</sub>
H	NC	A8	A9	A10	A11	NC

A62S6316G

**Block Diagram**


**Pin Description - TSOP**

Pin No.	Symbol	Description
1 - 5, 18 - 21, 24 - 27, 42 - 44	A0 - A15	Address Inputs
6	$\overline{CE}$	Chip Enable Input
7 - 10, 13 - 16, 29 - 32, 35 - 38	I/O <sub>0</sub> - I/O <sub>15</sub>	Data Input/Outputs
17	$\overline{WE}$	Write Enable Input
39	$\overline{LB}$	Byte Enable Input (I/O <sub>0</sub> to I/O <sub>7</sub> )
40	$\overline{HB}$	Byte Enable Input (I/O <sub>8</sub> to I/O <sub>15</sub> )
41	$\overline{OE}$	Output Enable Input
11, 33	VCC	Power
12, 34	GND	Ground
22, 23, 28	NC	No Connection

**Recommended DC Operating Conditions**

(T<sub>A</sub> = 0°C to +70°C or -25°C to 85°C)

Symbol	Parameter	Min.	Typ.	Max.	Unit
VCC	Supply Voltage	2.7	3.0	3.3	V
GND	Ground	0	0	0	V
V <sub>IH</sub>	Input High Voltage	2.2	-	VCC + 0.3	V
V <sub>IL</sub>	Input Low Voltage	-0.3	-	+0.6	V
C <sub>L</sub>	Output Load	-	-	30	pF
TTL	Output Load	-	-	1	-

**Absolute Maximum Ratings\***

VCC to GND . . . . . -0.5V to +4.6V  
 IN, IN/OUT Volt to GND . . . . . -0.5V to VCC + 0.5V  
 Operating Temperature, T<sub>opr</sub> . . . . . -25°C to +85°C  
 Storage Temperature, T<sub>stg</sub> . . . . . -55°C to +125°C  
 Power Dissipation, P<sub>r</sub> . . . . . 0.7W  
 Soldering Temp. & Time . . . . . 260°C, 10 sec

**\*Comments**

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to this device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

**DC Electrical Characteristics** (T<sub>A</sub> = 0°C to +70°C or -25°C to 85°C, VCC = 2.7V to 3.3V, GND = 0V)

Symbol	Parameter	A62S6316-55S/70S		A62S6316-55SI/70SI		Unit	Conditions
		Min.	Max.	Min.	Max.		
I <sub>LI</sub>	Input Leakage Current	-	1	-	1	μA	V <sub>IN</sub> = GND to VCC
I <sub>LO</sub>	Output Leakage Current	-	1	-	1	μA	$\overline{CE} = V_{IH}$ or $\overline{LB} = V_{IH}$ or $\overline{HB} = V_{IH}$ or $\overline{OE} = V_{IH}$ or $\overline{WE} = V_{IH}$ V <sub>IO</sub> = GND to VCC
I <sub>CC</sub>	Active Power Supply Current	-	5	-	5	mA	$\overline{CE} = V_{IL}$ , I <sub>VO</sub> = 0mA
I <sub>CC1</sub>	Dynamic Operating Current	-	50	-	50	mA	Min. Cycle, Duty = 100% $\overline{CE} = V_{IL}$ , I <sub>VO</sub> = 0mA
I <sub>CC2</sub>		-	20	-	20	mA	$\overline{CE} = V_{IL}$ , V <sub>IH</sub> = VCC, V <sub>IL</sub> = 0V, f = 1MHz, I <sub>VO</sub> = 0 mA
I <sub>SB</sub>	Standby Power Supply Current	-	0.5	-	0.5	mA	$\overline{CE} = V_{IH}$
I <sub>SB1</sub>		-	15	-	30	μA	$\overline{CE} \geq VCC - 0.2V$ V <sub>IN</sub> ≥ 0V
V <sub>OL</sub>	Output Low Voltage	-	0.4	-	0.4	V	I <sub>OL</sub> = 2.1mA
V <sub>OH</sub>	Output High Voltage	2.2	-	2.2	-	V	I <sub>OH</sub> = -1.0mA

**Truth Table**

$\overline{CE}$	$\overline{OE}$	$\overline{WE}$	$\overline{LB}$	$\overline{HB}$	I/O <sub>0</sub> to I/O <sub>7</sub> Mode	I/O <sub>8</sub> to I/O <sub>15</sub> Mode	VCC Current
H	X	X	X	X	Not selected	Not selected	I <sub>SB1</sub> , I <sub>SB</sub>
L	L	H	L	L	Read	Read	I <sub>CC1</sub> , I <sub>CC2</sub> , I <sub>CC</sub>
			L	H	Read	High - Z	I <sub>CC1</sub> , I <sub>CC2</sub> , I <sub>CC</sub>
			H	L	High - Z	Read	I <sub>CC1</sub> , I <sub>CC2</sub> , I <sub>CC</sub>
L	X	L	L	L	Write	Write	I <sub>CC1</sub> , I <sub>CC2</sub> , I <sub>CC</sub>
			L	H	Write	Not Write/Hi - Z	I <sub>CC1</sub> , I <sub>CC2</sub> , I <sub>CC</sub>
			H	L	Not Write/Hi - Z	Write	I <sub>CC1</sub> , I <sub>CC2</sub> , I <sub>CC</sub>
L	H	H	L	X	High - Z	High - Z	I <sub>CC1</sub> , I <sub>CC2</sub> , I <sub>CC</sub>
			X	L	High - Z	High - Z	I <sub>CC1</sub> , I <sub>CC2</sub> , I <sub>CC</sub>
X	X	X	H	H	Not selected	Not selected	I <sub>SB1</sub> , I <sub>SB</sub>

Note: X = H or L

**Capacitance** (T<sub>A</sub> = 25°C, f = 1.0MHz)



Symbol	Parameter	Min.	Max.	Unit	Conditions
C <sub>IN</sub> *	Input Capacitance	-	6	pF	V <sub>IN</sub> = 0V
C <sub>IO</sub> *	Input/Output Capacitance	-	8	pF	V <sub>IO</sub> = 0V

\* These parameters are sampled and not 100% tested.

**AC Characteristics** ( $T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$  or  $-25^\circ\text{C}$  to  $85^\circ\text{C}$ ,  $V_{CC} = 2.7\text{V}$  to  $3.3\text{V}$ )



Symbol	Parameter	A62S6316-55S/SI		A62S6316-70S/SI		Unit
		Min.	Max.	Min.	Max.	
Read Cycle						
t <sub>RC</sub>	Read Cycle Time	55	-	70	-	ns
t <sub>AA</sub>	Address Access Time	-	55	-	70	ns
t <sub>ACE</sub>	Chip Enable Access Time	-	55	-	70	ns
t <sub>BE</sub>	Byte Enable Access Time	-	55	-	70	ns
t <sub>OE</sub>	Output Enable to Output Valid	-	30	-	35	ns
t <sub>CLZ</sub>	Chip Enable to Output in Low Z	10	-	10	-	ns
t <sub>BLZ</sub>	Byte Enable to Output in Low Z	5	-	5	-	ns
t <sub>OLZ</sub>	Output Enable to Output in Low Z	5	-	5	-	ns
t <sub>CHZ</sub>	Chip Disable to Output in High Z	-	20	-	25	ns
t <sub>BHZ</sub>	Byte Disable to Output in High Z	-	20	-	25	ns
t <sub>OHZ</sub>	Output Disable to Output in High Z	-	20	-	25	ns
t <sub>OH</sub>	Output Hold from Address Change	5	-	10	-	ns
Write Cycle						
t <sub>WC</sub>	Write Cycle Time	55	-	70	-	ns
t <sub>CW</sub>	Chip Enable to End of Write	50	-	60	-	ns
t <sub>BW</sub>	Byte Enable to End of Write	50	-	60	-	ns
t <sub>AS</sub>	Address Setup Time	0	-	0	-	ns
t <sub>AW</sub>	Address Valid to End of Write	50	-	60	-	ns
t <sub>WP</sub>	Write Pulse Width	40	-	50	-	ns
t <sub>WR</sub>	Write Recovery Time	0	-	0	-	ns
t <sub>WHZ</sub>	Write to Output in High Z	-	25	-	30	ns
t <sub>DW</sub>	Data to Write Time Overlap	25	-	30	-	ns
t <sub>DH</sub>	Data Hold from Write Time	0	-	0	-	ns
t <sub>OW</sub>	Output Active from End of Write	5	-	5	-	ns


Note: t<sub>CHZ</sub>, t<sub>BHZ</sub> and t<sub>OHZ</sub> and t<sub>WHZ</sub> are defined as the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.

**Timing Waveforms**
**Read Cycle 1<sup>(1, 2, 4)</sup>**

**Read Cycle 2<sup>(1, 2, 3)</sup>**


- Notes:
- $\overline{WE}$  is high for Read Cycle.
  - Device is continuously enabled  $\overline{CE} = V_{IL}$ ,  $\overline{HB} = V_{IL}$  and, or  $\overline{LB} = V_{IL}$ .
  - Address valid prior to or coincident with  $\overline{CE}$  and ( $\overline{HB}$  and, or  $\overline{LB}$ ) transition low.
  - $\overline{OE} = V_{IL}$ .
  - Transition is measured  $\pm 500\text{mV}$  from steady state. This parameter is sampled and not 100% tested.




**Timing Waveforms (continued)**
**Write Cycle 1  
(Write Enable Controlled)**

**Write Cycle 2  
(Chip Enable Controlled)**


**Timing Waveforms (continued)**
**Write Cycle 3  
(Byte Enable Controlled)**



- Notes:
1.  $t_{as}$  is measured from the address valid to the beginning of Write.
  2. A Write occurs during the overlap ( $t_{wp}$ ,  $t_{bw}$ ) of a low  $\overline{CE}$ ,  $\overline{WE}$  and ( $\overline{HB}$  and, or  $\overline{LB}$ ).
  3.  $t_{wr}$  is measured from the earliest of  $\overline{CE}$  or  $\overline{WE}$  or ( $\overline{HB}$  and, or  $\overline{LB}$ ) going high to the end of the Write cycle.
  4.  $\overline{OE}$  level is high or low.
  5. Transition is measured  $\pm 500\text{mV}$  from steady state. This parameter is sampled and not 100% tested.

**AC Test Conditions**

Input Pulse Levels	0V to 2.4V
Input Rise And Fall Time	5 ns
Input and Output Timing Reference Levels	1.5V
Output Load	See Figures 1 and 2



**Figure 1. Output Load**



**Figure 2. Output Load for t<sub>CLZ</sub>, t<sub>OLZ</sub>, t<sub>CHZ</sub>, t<sub>OHZ</sub>, t<sub>WHZ</sub>, and t<sub>OW</sub>**

**Data Retention Characteristics** (T<sub>A</sub> = 0°C to 70°C or -25°C to 85°C)

Symbol	Parameter	Min.	Max.	Unit	Conditions	
V <sub>DR</sub>	VCC for Data Retention	2.0	3.3	V	$\overline{CE} \geq VCC - 0.2V$	
I <sub>CCDR</sub>	Data Retention Current	S-Version	-	10*	μA	VCC = 2.0V, $\overline{CE} \geq VCC - 0.2V$ V <sub>IN</sub> ≥ 0V
		SI-Version	-	20**		
t <sub>CDR</sub>	Chip Disable to Data Retention Time	0	-	ns	See Retention Waveform	
t <sub>R</sub>	Operation Recovery Time	T <sub>RC</sub>	-	ns		
t <sub>VR</sub>	VCC Rise Time from Data Retention Voltage to Operating Voltage	5	-	ms		


\* A62S6316-55S/70S

I<sub>CCDR</sub>: max. 3μA at T<sub>A</sub> = 0°C to + 40°C

\*\* A62S6316-55SI/70SI

I<sub>CCDR</sub>: max. 3μA at T<sub>A</sub> = 0°C to + 40°C

**Low VCC Data Retention Waveform**




**Ordering Information**

Part No.	Access Time (ns)	Operating Current Max. (mA)	Standby Current Max. (µA)	Package
A62S6316V-55S	55	50	15	44L TSOP
A62S6316V-55SF			15	44L Pb-Free TSOP
A62S6316V-55SI			30	44L TSOP
A62S6316V-55SIF			30	44L Pb-Free TSOP
A62S6316G-55S			15	48B Mini BGA
A62S6316G-55SF			15	48B Pb-Free Mini BGA
A62S6316G-55SI			30	48B Mini BGA
A62S6316G-55SIF			30	48B Pb-Free Mini BGA
A62S6316V-70S	70	50	15	44L TSOP
A62S6316V-70SF			15	44L Pb-Free TSOP
A62S6316V-70SI			30	44L TSOP
A62S6316V-70SIF			30	44L Pb-Free TSOP
A62S6316G-70S			15	48B Mini BGA
A62S6316G-70SF			15	48B Pb-Free Mini BGA
A62S6316G-70SI			30	48B Mini BGA
A62S6316G-70SIF			30	48B Pb-Free Mini BGA

Package Information

TSOP 44L (Type II) Outline Dimensions

unit: inches/mm




Symbol	Dimensions in inches			Dimensions in mm		
	Min	Nom	Max	Min	Nom	Max
A	-	-	0.047	-	-	1.20
A <sub>1</sub>	0.002	-	0.006	0.05	-	0.15
A <sub>2</sub>	0.037	0.039	0.041	0.95	1.00	1.05
b	0.012	-	0.018	0.30	-	0.45
c	0.005	-	0.008	0.12	-	0.21
D	0.720	0.725	0.730	18.28	18.41	18.54
ZD	0.032 REF			0.805 REF		
E	0.455	0.463	0.471	11.56	11.76	11.96
E <sub>1</sub>	0.395	0.400	0.405	10.03	10.16	10.29
L	0.019	0.023	0.027	0.49	0.59	0.69
L <sub>1</sub>	0.031 REF			0.80 REF		
$\boxed{e}$	0.031 BSC			0.80 BSC		
y	-	-	0.004	-	-	0.10
$\theta$	0°	-	5°	0°	-	5°

Notes:

1. The maximum value of dimension D includes end flash.
2. Dimension E<sub>1</sub> does not include resin fins.
3. Dimension ZD includes end flash.

**Package Information**
**Mini BGA 6X8 (48 BALLS) Outline Dimensions**

unit : millimeter(mm)



Symbol	Min	Typ	Max
A	-	0.75	-
B	5.90	6.00	6.10
B1	-	3.75	-
C	7.90	8.00	8.10
C1	-	5.25	-
D	0.30	0.35	0.40
E	1.00	1.10	1.20
E1	-	0.36	-
E2	0.17	0.22	0.27