**Integrated Circuit Systems, Inc.**

ICS9148B-04

Frequency Generator & Integrated Buffers for PENTIUM/Pro™

General Description

The **ICS9148B-04** generates all clocks required for high speed RISC or CISC microprocessor systems such as Intel PentiumPro or Cyrix. Eight different reference frequency multiplying factors are externally selectable with smooth frequency transitions.

Features include four CPU, seven PCI and Twelve SDRAM clocks. Two reference outputs are available equal to the crystal frequency. Plus the IOAPIC output powered by VDDL1. One 48 MHz for USB, and one 24 MHz clock for Super IO. Spread Spectrum built in - ±1.5% modulation to reduce the EMI. Serial programming I^2C interface allows changing functions, stop clock programing and Frequency selection. Rise time adjustment for VDD at 3.3V or 2.5V CPU. Additionally, the device meets the Pentium power-up stabilization, which requires that CPU and PCI clocks be stable within 2ms after power-up. It is not recommended to use I/O dual function pin for the slots (ISA, PCI, CPU, DIMM). The add on card might have a pull up or pull down.

Features

- 3.3V outputs: SDRAM, PCI, REF, 48/24MHz
- 2.5V or 3.3V outputs: CPU, IOAPIC
- 20 ohm CPU clock output impedance
- 20 ohm PCI clock output impedance
- Skew from CPU (earlier) to PCI clock - 1 to 4 ns, center 2.6 ns.
- No external load cap for C_L=18pF crystals
- ±250 ps CPU, PCI clock skew
- 400ps (cycle to cycle) CPU jitter
- Smooth frequency switch, with selections from 50 to 83.3 MHz CPU.
- I^2C interface for programming
- 2ms power up clock stable time
- Clock duty cycle 45-55%.
- 48 pin 300 mil SSOP package
- 3.3V operation, 5V tolerant input.

Pin Configuration

48-Pin SSOP

* Internal Pull-up Resistor of 240K to 3.3V on indicated inputs

Block Diagram

Power Groups

VDD1 = REF (0:1), X1, X2
VDD2 = PCICLK_F, PCICLK(0:5)
VDD3 = SDRAM (0:11), supply for PLL core, 24MHz, 48MHz
VDDL1 = IOAPIC
VDDL2 = CPUCLK (0:3)

Pentium is a trademark of Intel Corporation
I^2C is a trademark of Philips Corporation

9148-04 Rev B 01/20/98

ICS reserves the right to make changes in the device data identified in this publication without further notice. ICS advises its customers to obtain the latest version of all device data to verify that any information being relied upon by the customer is current and accurate.

Pin Descriptions

PIN NUMBER	PIN NAME	TYPE	DESCRIPTION
1	VDD1	PWR	Ref (0:1), XTAL power supply, nominal 3.3V
2	REF0	OUT	14.318 MHz reference clock.
	CPU3.3#_2.5[1,2]	IN	Indicates whether VDDL2 is 3.3V or 2.5V. High=2.5V CPU, LOW=3.3V CPU[1]. Latched input[2]
3,9,16,22,27, 33,39,45	GND	PWR	Ground
4	X1	IN	Crystal input, has internal load cap (33pF) and feedback resistor from X2
5	X2	OUT	Crystal output, nominally 14.318MHz. Has internal load cap (33pF)
6,14	VDD2	PWR	Supply for PCICLK_F and PCICLK (0:5), nominal 3.3V
7	PCICLK_F	OUT	Free running PCI clock
	FS1[1, 2]	IN	Frequency select pin. Latched Input
8	PCICLK0	OUT	PCI clock output.
	FS2[1, 2]	IN	Frequency select pin. Latched Input
10, 11, 12, 13	PCICLK(1:4)	OUT	PCI clock outputs.
15	PCICLK5	OUT	PCI clock output. (In desktop mode, MODE=1)
	PCI_STOP#[1]	IN	Halts PCICLK(0:5) clocks at logic 0 level, when input low (In mobile mode, MODE=0)
17, 18, 20, 21, 28, 29, 31, 32, 34, 35,37,38	SDRAM (0:11)	OUT	SDRAM clock outputs.
19,30,36	VDD3	PWR	Supply for SDRAM (0:11), PLL Core and 24, 48MHz clocks, nominal 3.3V.
23	SDATA	IN	Data input for I^2C serial input.
24	SCLK	IN	Clock input of I^2C input
25	24MHz	OUT	24MHz output clock
	MODE[1, 2]	IN	Pin 15, pin 46 function select pin, 1=Desktop Mode, 0=Mobile Mode. Latched Input.
26	48MHz	OUT	48MHz output clock
	FS0[1, 2]	IN	Frequency select pin. Latched Input
40, 41, 43, 44	CPUCLK(0:3)	OUT	CPU clock outputs, powered by VDDL2. Low if CPU_STOP#=Low
42	VDDL2	PWR	Supply for CPU (0:3), either 2.5V or 3.3V nominal
46	REF1	OUT	14.318 MHz reference clock, (in Desktop Mode, MODE=1) This REF output is the STRONGER buffer for ISA BUS loads.
	CPU_STOP#[1]	IN	Halts CPUCLK (0:3) clocks at logic 0 level, when input low (in Mobile Mode, MODE=0)
47	IOAPIC	OUT	IOAPIC clock output. 14.318 MHz Powered by VDDL1.
48	VDDL1	PWR	Supply for IOAPIC, either 2.5 or 3.3V nominal

Notes:

1:    Internal Pull-up Resistor of 240K to 3.3V on indicated inputs

2:    Bidirectional input/output pins, input logic levels are latched at internal power-on-reset. Use 10Kohm resistor to program logic Hi to VDD or GND for logic low.

Mode Pin - Power Management Input Control

MODE, Pin 25 (Latched Input)	Pin 46	Pin 15
0	CPU_STOP# (INPUT)	PCI_STOP# (INPUT)
1	REF1 (OUTPUT)	PCICLK5 (OUTPUT)

Power Management Functionality

CPU_STOP#	PCI_STOP#	CPUCLK Outputs	PCICLK (0:5)	PCICLK_F, REF, 24/48MHz and SDRAM	Crystal OSC	VCO
0	1	Stopped Low	Running	Running	Running	Running
1	1	Running	Running	Running	Running	Running
1	0	Running	Stopped Low	Running	Running	Running

CPU 3.3#_2.5V Buffer selector for CPUCLK and IOAPIC drivers.

CPU3.3#_2.5 Input level (Latched Data)	Buffer Selected for operation at:
1	2.5V VDD
0	3.3V VDD

Functionality

$V_{DD}1,2,3 = 3.3V\pm5\%$, $V_{DDL}1,2 = 2.5V\pm5\%$ or $3.3\pm5\%$, TA=0 to 70°C
Crystal (X1, X2) = 14.31818MHz

FS2	FS1	FS0	CPU, SDRAM(MHz)	PCICLK (MHz)	REF, IOAPIC (MHz)
0	0	0	50.0	25.0 (1/2 CPU)	14.318
0	0	1	75.0	32	14.318
0	1	0	83.3	41.65 (1/2 CPU)	14.318
0	1	1	68.5	34.25 (1/2 CPU)	14.318
1	0	0	83.3	33.3	14.318
1	0	1	75.0	37.5 (1/2 CPU)	14.318
1	1	0	60.0	30.0 (1/2 CPU)	14.318
1	1	1	66.8	33.4 (1/2 CPU)	14.318

A. For the clock generator to be addressed by an I^{2}C controller, the following address must be sent as a start sequence, with an acknowledge bit between each byte.

Clock Generator Address (7 bits) A(6:0) & R/W# D2(H)	ACK	+ 8 bits dummy command code	ACK	+ 8 bits dummy Byte count	ACK

Then Byte 0, 1, 2, etc in sequence until STOP.

B. The clock generator is a slave/receiver I^{2}C component. It can "read back "(in Philips I^{2}C protocol) the data stored in the latches for verification. (set R/W# to 1 above). There is no BYTE count supported, so it does not meet the Intel SMB PIIX4 protocol.

Clock Generator Address (7 bits) A(6:0) & R/W# D3(H)	ACK	Byte 0	ACK	Byte 1	ACK

Byte 0, 1, 2, etc in sequence until STOP.

C. The data transfer rate supported by this clock generator is 100K bits/sec (standard mode)

D. The input is operating at 3.3V logic levels.

E. The data byte format is 8 bit bytes.

F. To simplify the clock generator I^{2}C interface, the protocol is set to use only block writes from the controller. The bytes must be accessed in sequential order from lowest to highest byte with the ability to stop after any complete byte has been transferred. The Command code and Byte count shown above must be sent, but the data is ignored for those two bytes. The data is loaded until a Stop sequence is issued.

G In the power down mode (PWR_DWN# Low), the SDATA and SCLK pins are tristated and the internal data latches maintain all prior programming information.

H. At power-on, all registers are set to a default condition. See Byte 0 detail for default condition, Bytes 1 through 5 default to a 1 (Enabled output state)

Serial Configuration Command Bitmap

Byte0: Functionality and Frequency Select Register (default = 0)

Bit	Description			PWD
Bit 7	0 - ±1.5% Spread Spectrum Modulation 1 - ±0.5% Spread Spectrum Modulation			0
Bit 6:4	Bit6 Bit5 Bit4 111 110 101 100 011 010 001 000	CPU clock 66.8 60.0 75.0 83.3 68.5 83.3 75.0 50.0	PCI 33.4(1/2 CPU) 30.0 (1/2 CPU) 37.5 (1/2 CPU) 33.3 34.5 (1/2 CPU) 41.65 (1/2 CPU) 32.0 25.0 (1/2 CPU)	Note 1
Bit 3	0 - Frequency is selected by hardware select, Latched Inputs 1 - Frequency is selected by Bit 6:4 (above)			0
Bit 2	0 - Spread Spectrum center spread type. 1 - Spread Spectrum down spread type.			0
Bit 1	0 - Normal 1 - Spread Spectrum Enabled			0
Bit 0	0 - Running 1- Tristate all outputs			0

Note 1. Default at Power-up will be for latched logic inputs to define frequency. Bits 4, 5, 6 are default to 000, and if bit 3 is written to a 1 to use Bits 6:4, then these should be defined to desired frequency at same write cycle.

Note: PWD = Power-Up Default

I^{2}C is a trademark of Philips Corporation

4

Byte 1: CPU, Active/Inactive Register
(1 = enable, 0 = disable)

Bit	Pin #	PWD	Description
Bit 7	-	1	(Reserved)
Bit 6	-	1	(Reserved)
Bit 5	-	1	(Reserved)
Bit 4	-	1	(Reserved)
Bit 3	40	1	CPUCLK3 (Act/Inact)
Bit 2	41	1	CPUCLK2 (Act/Inact)
Bit 1	43	1	CPUCLK1 (Act/Inact)
Bit 0	44	1	CPUCLK0 (Act/Inact)

Notes:
1. Inactive means outputs are held LOW and are disabled from switching.

Byte 3: SDRAM Active/Inactive Register
(1 = enable, 0 = disable)

Bit	Pin #	PWD	Description
Bit 7	28	1	SDRAM7 (Act/Inact)
Bit 6	29	1	SDRAM6 (Act/Inact)
Bit 5	31	1	SDRAM5 (Act/Inact)
Bit 4	32	1	SDRAM4 (Act/Inact)
Bit 3	34	1	SDRAM3 (Act/Inact)
Bit 2	35	1	SDRAM2 (Act/Inact)
Bit 1	37	1	SDRAM1 (Act/Inact)
Bit 0	38	1	SDRAM0 (Act/Inact)

Notes:
1. Inactive means outputs are held LOW and are disabled from switching.

Byte 5: Peripheral Active/Inactive Register
(1 = enable, 0 = disable)

Bit	Pin #	PWD	Description
Bit 7	-	1	(Reserved)
Bit 6	-	1	(Reserved)
Bit 5	-	1	(Reserved)
Bit 4	47	1	IOAPIC (Act/Inact)
Bit 3	-	1	(Reserved)
Bit 2	-	1	(Reserved)
Bit 1	46	1	REF1 (Act/Inact)
Bit 0	2	1	REF0 (Act/Inact)

Notes:
1. Inactive means outputs are held LOW and are disabled from switching. These outputs are designed to be configured at power-on and are not expected to be configured during the normal modes of operation.
2. REF1 only in Desktop Mode

Byte 2: PCI Active/Inactive Register (1 = enable, 0 = disable)

Bit	Pin #	PWD	Description
Bit 7	-	1	(Reserved)
Bit 6	7	1	PCICLK_F (Act/Inact)
Bit 5	15	1	PCICLK5 (Act/Inact) (Desktop only)
Bit 4	14	1	PCICLK4 (Act/Inact)
Bit 3	12	1	PCICLK3 (Act/Inact)
Bit 2	11	1	PCICLK2 (Act/Inact)
Bit 1	10	1	PCICLK1 (Act/Inact)
Bit 0	8	1	PCICLK0 (Act/Inact)

Notes:
1. Inactive means outputs are held LOW and are disabled from switching.
2. PCICLK5 only in Desktop Mode

Byte 4: SDRAM Active/Inactive Register
(1 = enable, 0 = disable)

Bit	Pin #	PWD	Description
Bit 7	-	1	(Reserved)
Bit 6	-	1	(Reserved)
Bit 5	-	1	(Reserved)
Bit 4	-	1	(Reserved)
Bit 3	17	1	SDRAM11 (Act/Inact)
Bit 2	18	1	SDRAM10 (Act/Inact)
Bit 1	20	1	SDRAM9 (Act/Inact)
Bit 0	21	1	SDRAM8 (Act/Inact)

Notes:
1. Inactive means outputs are held LOW and are disabled from switching. These outputs are designed to be configured at power-on and are not expected to be configured during the normal modes of operation.

Byte 6: Optional Register For Possible Future Requirements

| Bit	Pin #	PWD	Description
Bit 7	-	1	(Reserved)
Bit 6	-	1	(Reserved)
Bit 5	-	1	(Reserved)
Bit 4	-	1	(Reserved)
Bit 3	-	1	(Reserved)
Bit 2	-	1	(Reserved)
Bit 1	-	1	(Reserved)
Bit 0	-	1	(Reserved)

Notes:
1. Byte 6 is reserved by Integrated Circuit Systems for future applications.

Note: PWD = Power-Up Default

CPU_STOP# Timing Diagram

CPU_STOP# is an asychronous input to the clock synthesizer. It is used to turn off the CPU clocks for low power operation. CPU_STOP# is synchronized by the **ICS9148B-04**. The minimum that the CPU clock is enabled (CPU_STOP# high pulse) is 100 CPU clocks. All other clocks will continue to run while the CPU clocks are disabled. The CPU clocks will always be stopped in a low state and start in such a manner that guarantees the high pulse width is a full pulse. CPU clock on latency is less than 4 CPU clocks and CPU clock off latency is less than 4 CPU clocks.


Notes:

1. All timing is referenced to the internal CPU clock.

2. CPU_STOP# is an asynchronous input and metastable conditions may exist. This signal is synchronized to the CPU clocks inside the ICS9148B-04.

3. All other clocks continue to run undisturbed. (including SDRAM outputs).

PCI_STOP# Timing Diagram

PCI_STOP# is an asynchronous input to the **ICS9148B-04**. It is used to turn off the PCICLK (0:5) clocks for low power operation. PCI_STOP# is synchronized by the **ICS9148B-04** internally. The minimum that the PCICLK (0:5) clocks are enabled (PCI_STOP# high pulse) is at least 10 PCICLK (0:5) clocks. PCICLK (0:5) clocks are stopped in a low state and started with a full high pulse width guaranteed. PCICLK (0:5) clock on latency cycles are only one rising PCICLK clock off latency is one PCICLK clock.

Notes:

1. All timing is referenced to the Internal CPUCLK (defined as inside the ICS9148 device.)
2. PCI_STOP# is an asynchronous input, and metastable conditions may exist. This signal is required to be synchronized inside the ICS9148.
3. All other clocks continue to run undisturbed.
4. CPU_STOP# is shown in a high (true) state.

Shared Pin Operation - Input/Output Pins

Pins 2, 7, 8, 25, and 26 on the **ICS9148B-04** serve as dual signal functions to the device. During initial power-up, they act as input pins. The logic level (voltage) that is present on these pins at this time is read and stored into a 4-bit internal data latch. At the end of Power-On reset, (see AC characteristics for timing values), the device changes the mode of operations for these pins to an output function. In this mode the pins produce the specified buffered clocks to external loads.

To program (load) the internal configuration register for these pins, a resistor is connected to either the VDD (logic 1) power supply or the GND (logic 0) voltage potential. A 10 Kilohm(10K) resistor is used to provide both the solid CMOS programming voltage needed during the power-up programming period and to provide an insignificant load on the output clock during the subsequent operating period.

Figs. 1 and 2 show the recommended means of implementing this function. In Fig. 1 either one of the resistors is loaded onto the board (selective stuffing) to configure the device's internal logic. Figs. 2a and b provide a single resistor loading option where either solder spot tabs or a physical jumper

header may be used.

These figures illustrate the optimal PCB physical layout options. These configuration resistors are of such a large ohmic value that they do not effect the low impedance clock signals. The layouts have been optimized to provide as little impedance transition to the clock signal as possible, as it passes through the programming resistor pad(s).


Fig. 1

Fig. 2a

Fig. 2b

ICS9148B-04

Absolute Maximum Ratings

Supply Voltage . . . . 7.0 V
Logic Inputs . . . . GND –0.5 V to V_{DD} +0.5 V
Ambient Operating Temperature . . . . 0°C to +70°C
Storage Temperature . . . . –65°C to +150°C

Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Electrical Characteristics - Input/Supply/Common Output Parameters

$T_A = 0 - 70C$; Supply Voltage $V_{DD} = V_{DDL} = 3.3$ V +/-5% (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input High Voltage	V_{IH}		2		V_{DD}+0.3	V
Input Low Voltage	V_{IL}		V_{SS}-0.3		0.8	V
Input High Current	I_{IH}	$V_{IN} = V_{DD}$		0.1	5	μA
Input Low Current	I_{IL1}	$V_{IN} = 0$ V; Inputs with no pull-up resistors	-5	2		μA
Input Low Current	I_{IL2}	$V_{IN} = 0$ V; Inputs with pull-up resistors	-200	-100		μA
Operating Supply Current	$I_{DD3.3OP}$	$C_L = 0$ pF; Select @ 66MHz		100	160	mA
Input Frequency	F_i	$V_{DD} = 3.3$ V	12	14.318	16	MHz
Input Capacitance[1]	C_{IN}	Logic Inputs			5	pF
	C_{INX}	X1 & X2 pins	27	36	45	pF
Transition Time[1]	T_{trans}	To 1st crossing of target Freq.			2	ms
Clk Stabilization[1]	T_{STAB}	From $V_{DD} = 3.3$ V to 1% target Freq.			2	ms
Skew[1]	$t_{CPU-SDRAM1}$	$V_T = 1.5$ V			500	ps
	$t_{CPU-PCI1}$	$V_T = 1.5$ V	1	2.6	4	ns

[1] Guaranteed by design, not 100% tested in production.

Electrical Characteristics - Input/Supply/Common Output Parameters

$T_A = 0 - 70C$; Supply Voltage $V_{DD} = 3.3$ V +/-5%, $V_{DDL} = 2.5$ V +/-5% (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Operating Supply Current	$I_{DD2.5OP}$	$C_L = 0$ pF; Select @ 66.8 MHz		8	20	mA
Skew[1]	$t_{CPU-SDRAM2}$	$V_T = 1.5$ V; $V_{TL} = 1.25$ V			800	ps
	$t_{CPU-PCI2}$	$V_T = 1.5$ V; $V_{TL} = 1.25$ V	1		4	ps

[1] Guaranteed by design, not 100% tested in production.

Electrical Characteristics - CPU

$T_A = 0 - 70C$; $V_{DD} = 3.3\ V +/-5\%$, $V_{DDL} = 2.5\ V +/-5\%$; $C_L = 20\ pF$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance[1]	R_{DSP2B}	$V_O = V_{DD}*(0.5)$	13.5		45	Ohm
Output Impedance[1]	R_{DSN2B}	$V_O = V_{DD}*(0.5)$	13.5		45	Ohm
Output High Voltage	V_{OH2B}	$I_{OH} = -8\ mA$	2	2.2		V
Output Low Voltage	V_{OL2B}	$I_{OL} = 12\ mA$		0.3	0.4	V
Output High Current	I_{OH2B}	$V_{OH} = 1.7\ V$		-20	-16	mA
Output Low Current	I_{OL2B}	$V_{OL} = 0.7\ V$	19	26		mA
Rise Time[1]	t_{r2B}	$V_{OL} = 0.4\ V$, $V_{OH} = 2.0\ V$		2.2	2.5	ns
Fall Time[1]	t_{f2B}	$V_{OH} = 2.0\ V$, $V_{OL} = 0.4\ V$		1.1	1.6	ns
Duty Cycle[1]	d_{t2B}	$V_T = 1.25\ V$	45		55	%
Skew[1]	t_{sk2B}	$V_T = 1.25\ V$			250	ps
Jitter, Cycle-to-cycle[1]	$t_{jcyc-cyc2B}$	$V_T = 1.25\ V$		200	400	ps
Jitter, One Sigma[1]	t_{j1s2B}	$V_T = 1.25\ V$		50	150	ps
Jitter, Absolute[1]	t_{jabs2B}	$V_T = 1.25\ V$	-300		300	ps

[1]Guaranteed by design, not 100% tested in production.

Electrical Characteristics - PCI

$T_A = 0 - 70C$; $V_{DD} = V_{DDL} = 3.3\ V +/-5\%$; $C_L = 30\ pF$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance[1]	R_{DSP1}	$V_O = V_{DD}*(0.5)$	10		24	Ohm
Output Impedance[1]	R_{DSN1}	$V_O = V_{DD}*(0.5)$	10		24	Ohm
Output High Voltage	V_{OH1}	$I_{OH} = -28\ mA$	2.4	3		V
Output Low Voltage	V_{OL1}	$I_{OL} = 23\ mA$		0.2	0.4	V
Output High Current	I_{OH1}	$V_{OH} = 2.0\ V$		-60	-40	mA
Output Low Current	I_{OL1}	$V_{OL} = 0.8\ V$	41	50		mA
Rise Time[1]	t_{r1}	$V_{OL} = 0.4\ V$, $V_{OH} = 2.4\ V$		1.6	2	ns
Fall Time[1]	t_{f1}	$V_{OH} = 2.4\ V$, $V_{OL} = 0.4\ V$		1.2	2	ns
Duty Cycle[1]	d_{t1}	$V_T = 1.5\ V$	45	51	55	%
Skew[1]	t_{sk1}	$V_T = 1.5\ V$		100	250	ps
Jitter, One Sigma[1]	t_{j1s1}	$V_T = 1.5\ V$, synchronous		100	300	ps
	t_{j1s1a}	$V_T = 1.5\ V$, asynchronous		200	400	ps
Jitter, Absolute[1]	t_{jabs1}	$V_T = 1.5\ V$, synchronous	-500		500	ps
	t_{jabs1a}	$V_T = 1.5\ V$, asynchronous	-1000		1000	ps

[1]Guaranteed by design, not 100% tested in production.

Electrical Characteristics - SDRAM

$T_A = 0 - 70C$; $V_{DD} = V_{DDL} = 3.3$ V $+/-5\%$; $C_L = 30$ pF

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance[1]	R_{DSP1}	$V_O = V_{DD}*(0.5)$	10		24	Ω
Output Impedance[1]	R_{DSN1}	$V_O = V_{DD}*(0.5)$	10		24	Ω
Output High Voltage	V_{OH1}	$I_{OH} = -28$ mA	2.4	3		V
Output Low Voltage	V_{OL1}	$I_{OL} = 23$ mA		0.2	0.4	V
Output High Current	I_{OH1}	$V_{OH} = 2.0$ V		-60	-40	mA
Output Low Current	I_{OL1}	$V_{OL} = 0.8$ V	41	50		mA
Rise Time[1]	T_{r1}	$V_{OL} = 0.4$ V, $V_{OH} = 2.4$ V		1.6	2	ns
Fall Time[1]	T_{f1}	$V_{OH} = 2.4$ V, $V_{OL} = 0.4$ V		1.2	2	ns
Duty Cycle[1]	D_{t1}	$V_T = 1.5$ V	45	52	55	%
Skew[1]	T_{sk1}	$V_T = 1.5$ V		150	250	ps
Jitter, One Sigma[1]	T_{j1s1}	$V_T = 1.5$ V		50	150	ps
Jitter, Absolute[1]	T_{jabs1}	$V_T = 1.5$ V	-250		+250	ps

[1]Guaranteed by design, not 100% tested in production.

Electrical Characteristics - IOAPIC

$T_A = 0 - 70C$; $V_{DD} = 3.3$ V $+/-5\%$, $V_{DDL} = 2.5$ V $+/-5\%$; $C_L = 20$ pF

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance[1]	R_{DSP4B}	$V_O = V_{DD}*(0.5)$	13.5		45	Ohm
Output Impedance[1]	R_{DSN4B}	$V_O = V_{DD}*(0.5)$	13.5		45	Ohm
Output High Voltage	V_{OH4B}	$I_{OH} = -8$ mA	2	2.2		V
Output Low Voltage	V_{OL4B}	$I_{OL} = 12$ mA		0.3	0.4	V
Output High Current	I_{OH4B}	$V_{OH} = 1.7$ V		-20	-16	mA
Output Low Current	I_{OL4B}	$V_{OL} = 0.7$ V	19	26		mA
Rise Time[1]	T_{r4B}	$V_{OL} = 0.4$ V, $V_{OH} = 2.0$ V		1.4	1.7	ns
Fall Time[1]	T_{f4B}	$V_{OH} = 2.0$ V, $V_{OL} = 0.4$ V		1.3	1.6	ns
Duty Cycle[1]	D_{t4B}	$V_T = 1.25$ V	50		60	%
Jitter, One Sigma[1]	T_{j1s4B}	$V_T = 1.25$ V		1	3	%
Jitter, Absolute[1]	T_{jabs4B}	$V_T = 1.25$ V	-5		5	%

[1]Guaranteed by design, not 100% tested in production.

Electrical Characteristics - 24,48MHz, REF(0:1)

$T_A = 0$ - 70C; $V_{DD} = V_{DDL} = 3.3$ V +/-5%; $C_L = 10$ - 20 pF (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance[1]	R_{DSP5}	$V_O = V_{DD}*(0.5)$	20		60	Ohm
Output Impedance[1]	R_{DSN5}	$V_O = V_{DD}*(0.5)$	20		60	Ohm
Output High Voltage	V_{OH5}	$I_{OH} = -16$ mA	2.4	2.6		V
Output Low Voltage	V_{OL5}	$I_{OL} = 9$ mA		0.3	0.4	V
Output High Current	I_{OH5}	$V_{OH} = 2.0$ V		-32	-22	mA
Output Low Current	I_{OL5}	$V_{OL} = 0.8$ V	16	25		mA
Rise Time[1]	t_{r5}	$V_{OL} = 0.4$ V, $V_{OH} = 2.4$ V		1.7	4	ns
Fall Time[1]	t_{f5}	$V_{OH} = 2.4$ V, $V_{OL} = 0.4$ V		1.6	4	ns
Duty Cycle[1]	d_{t5}	$V_T = 1.5$ V	45	53	55	%
Jitter, One Sigma[1]	t_{j1s5}	$V_T = 1.5$ V		1	3	%
Jitter, Absolute[1]	t_{jabs5}	$V_T = 1.5$ V		3	8	%

[1]Guaranteed by design, not 100% tested in production.

13

SSOP Package

SYMBOL	COMMON DIMENSIONS			VARIATIONS	D			N
	MIN.	NOM.	MAX.		MIN.	NOM.	MAX.	
A	.095	.101	.110	AC	.620	.625	.630	48
A1	.008	.012	.016					
A2	.088	.090	.092					
B	.008	.010	.0135					
C	.005	-	.010					
D	See Variations							
E	.292	.296	.299					
e	0.025 BSC							
H	.400	.406	.410					
h	.010	.013	.016					
L	.024	.032	.040					
N	See Variations							
∝	0°	5°	8°					
X	.085	.093	.100					

Ordering Information

ICS9148BF-04

Example:

ICS XXXX F - PPP

Pattern Number (2 or 3 digit number for parts with ROM code patterns)

Package Type
    F=SSOP

Device Type (consists of 3 or 4 digit numbers)

Prefix
    ICS, AV = Standard Device

14