IS41C16257
IS41LV16257

ISSI®

256K x 16 (4-MBIT) DYNAMIC RAM WITH FAST PAGE MODE

MAY 1999

FEATURES

- Fast access and cycle time
- TTL compatible inputs and outputs
- Refresh Interval: 512 cycles/8 ms
- Refresh Mode: $\overline{RAS}$-Only, $\overline{CAS}$-before-$\overline{RAS}$ (CBR), and Hidden
- JEDEC standard pinout
- Single power supply:
  -- 5V $\pm$ 10% (IS41C16257)
  -- 3.3V $\pm$ 10% (IS41LV16257)
- Byte Write and Byte Read operation via two $\overline{CAS}$
- Industrial temperature available

DESCRIPTION

The *ISSI* IS41C16257 and the IS41LV16257 are 262,144 x 16-bit high-performance CMOS Dynamic Random Access Memories. Fast Page Mode allows 512 random accesses within a single row with access cycle time as short as 12 ns per 16-bit word. The Byte Write control, of upper and lower byte, makes these devices ideal for use in 16- and 32-bit wide data bus systems.

These features make the IS41C16257 and the IS41LV16257 ideally suited for high band-width graphics, digital signal processing, high-performance computing systems, and peripheral applications.

The IS41C16257 and the IS41LV16257 are packaged in a 40-pin, 400-mil SOJ and TSOP (Type II).

KEY TIMING PARAMETERS

Parameter	-35	-60	Unit
Max. $\overline{RAS}$ Access Time (t_{RAC})	35	60	ns
Max. $\overline{CAS}$ Access Time (t_{CAC})	10	15	ns
Max. Column Address Access Time (t_{AA})	18	30	ns
Min. Fast Page Mode Cycle Time (t_{PC})	12	25	ns
Min. Read/Write Cycle Time (t_{RC})	60	110	ns

Integrated Silicon Solution, Inc. — 1-800-379-4774

1

DR004-1B
05/24/99

FUNCTIONAL BLOCK DIAGRAM

$\overline{OE}$

$\overline{WE}$

$\overline{LCAS}$ → CAS CLOCK GENERATOR → CAS → $\overline{WE}$ CONTROL LOGICS → WE → $\overline{OE}$ CONTROL LOGIC

$\overline{UCAS}$ →

$\overline{RAS}$ → RAS CLOCK GENERATOR → RAS

REFRESH COUNTER

DATA I/O BUS

COLUMN DECODERS

SENSE AMPLIFIERS

OE

DATA I/O BUFFERS ↔ I/O0-I/O15

ADDRESS BUFFERS

A0-A8 →

ROW DECODER

MEMORY ARRAY 262,144 x 16

PIN CONFIGURATIONS

40-Pin TSOP (Type II)

VCC	1		40	GND
I/O0	2		39	I/O15
I/O1	3		38	I/O14
I/O2	4		37	I/O13
I/O3	5		36	I/O12
VCC	6		35	GND
I/O4	7		34	I/O11
I/O5	8		33	I/O10
I/O6	9		32	I/O9
I/O7	10		31	I/O8
NC	11		30	NC
NC	12		29	$\overline{LCAS}$
$\overline{WE}$	13		28	$\overline{UCAS}$
$\overline{RAS}$	14		27	$\overline{OE}$
NC	15		26	A8
A0	16		25	A7
A1	17		24	A6
A2	18		23	A5
A3	19		22	A4
VCC	20		21	GND

40-Pin SOJ

VCC	1		40	GND
I/O0	2		39	I/O15
I/O1	3		38	I/O14
I/O2	4		37	I/O13
I/O3	5		36	I/O12
VCC	6		35	GND
I/O4	7		34	I/O11
I/O5	8		33	I/O10
I/O6	9		32	I/O9
I/O7	10		31	I/O8
NC	11		30	NC
NC	12		29	$\overline{LCAS}$
$\overline{WE}$	13		28	$\overline{UCAS}$
$\overline{RAS}$	14		27	$\overline{OE}$
NC	15		26	A8
A0	16		25	A7
A1	17		24	A6
A2	18		23	A5
A3	19		22	A4
VCC	20		21	GND

PIN DESCRIPTIONS

A0-A8	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
$\overline{WE}$	Write Enable
$\overline{OE}$	Output Enable
$\overline{RAS}$	Row Address Strobe
UCAS	Upper Column Address Strobe
$\overline{LCAS}$	Lower Column Address Strobe
Vcc	Power
GND	Ground
NC	No Connection

TRUTH TABLE

Function		$\overline{RAS}$	$\overline{LCAS}$	$\overline{UCAS}$	$\overline{WE}$	$\overline{OE}$	Address t_R/t_C	I/O
Standby		H	H	H	X	X	X	High-Z
Read: Word		L	L	L	H	L	ROW/COL	D_{OUT}
Read: Lower Byte		L	L	H	H	L	ROW/COL	Lower Byte, D_{OUT} Upper Byte, High-Z
Read: Upper Byte		L	H	L	H	L	ROW/COL	Lower Byte, High-Z Upper Byte, D_{OUT}
Write: Word (Early Write)		L	L	L	L	X	ROW/COL	D_{IN}
Write: Lower Byte (Early Write)		L	L	H	L	X	ROW/COL	Lower Byte, D_{IN} Upper Byte, High-Z
Write: Upper Byte (Early Write)		L	H	L	L	X	ROW/COL	Lower Byte, High-Z Upper Byte, D_{IN}
Read-Write[1,2]		L	L	L	H→L	L→H	ROW/COL	D_{OUT}, D_{IN}
Hidden Refresh[2]	Read L→H→L	L	L	H	L	ROW/COL	D_{OUT}
	Write L→H→L	L	L	L	X	ROW/COL	D_{OUT}
$\overline{RAS}$-Only Refresh		L	H	H	X	X	ROW/NA	High-Z
CBR Refresh[3]		H→L	L	L	X	X	X	High-Z

Notes:
1. These WRITE cycles may also be BYTE WRITE cycles (either $\overline{LCAS}$ or $\overline{UCAS}$ active).
2. These READ cycles may also be BYTE READ cycles (either $\overline{LCAS}$ or $\overline{UCAS}$ active).
3. At least one of the two CAS signals must be active ($\overline{LCAS}$ or $\overline{UCAS}$).

DR004-1B
05/24/99

FUNCTIONAL DESCRIPTION

The IS41C16257 and the IS41LV16257 are CMOS DRAMs optimized for high-speed bandwidth, low-power applications. During READ or WRITE cycles, each bit is uniquely addressed through the 18 address bits. These are entered nine bits (A0-A8) at a time. The row address is latched by the Row Address Strobe ($\overline{RAS}$). The column address is latched by the Column Address Strobe ($\overline{CAS}$). $\overline{RAS}$ is used to latch the first nine bits and $\overline{CAS}$ is used to latch the latter nine bits.

The IS41C16257 and the IS41LV16257 has two $\overline{CAS}$ controls, $\overline{LCAS}$ and $\overline{UCAS}$. The $\overline{LCAS}$ and $\overline{UCAS}$ inputs internally generate a $\overline{CAS}$ signal functioning in an identical manner to the single $\overline{CAS}$ input on the other 256K x 16 DRAMs. The key difference is that each $\overline{CAS}$ controls its corresponding I/O tristate logic (in conjunction with $\overline{OE}$ and $\overline{WE}$ and $\overline{RAS}$). $\overline{LCAS}$ controls I/O0 - I/O7 and $\overline{UCAS}$ controls I/O8 - I/O15.

The IS41C16257 and the IS41LV16257 $\overline{CAS}$ function is determined by the first $\overline{CAS}$ ($\overline{LCAS}$ or $\overline{UCAS}$) transitioning LOW and the last transitioning back HIGH. The two $\overline{CAS}$ controls give the IS41C16257 both BYTE READ and BYTE WRITE cycle capabilities.

Memory Cycle

A memory cycle is initiated by bringing $\overline{RAS}$ LOW and it is terminated by returning both $\overline{RAS}$ and $\overline{CAS}$ HIGH. To ensure proper device operation and data integrity any memory cycle, once initiated, must not be ended or aborted before the minimum t_{RAS} time has expired. A new cycle must not be initiated until the minimum precharge time t_{RP}, t_{CP} has elapsed.

Read Cycle

A read cycle is initiated by the falling edge of $\overline{CAS}$ or $\overline{OE}$, whichever occurs last, while holding $\overline{WE}$ HIGH. The column address must be held for a minimum time specified by t_{AR}. Data Out becomes valid only when t_{RAC}, t_{AA}, t_{CAC} and t_{OEA} are all satisfied. As a result, the access time is dependent on the timing relationships between these parameters.

Write Cycle

A write cycle is initiated by the falling edge of $\overline{CAS}$ and $\overline{WE}$, whichever occurs last. The input data must be valid at or before the falling edge of $\overline{CAS}$ or $\overline{WE}$, whichever occurs last.

Refresh Cycle

To retain data, 512 refresh cycles are required in each 8 ms period. There are two ways to refresh the memory:

1. By clocking each of the 512 row addresses (A0 through A8) with $\overline{RAS}$ at least once every 8 ms. Any read, write, read-modify-write or $\overline{RAS}$-only cycle refreshes the addressed row.

2. Using a $\overline{CAS}$-before-$\overline{RAS}$ refresh cycle. $\overline{CAS}$-before-$\overline{RAS}$ refresh is activated by the falling edge of $\overline{RAS}$, while holding $\overline{CAS}$ LOW. In $\overline{CAS}$-before-$\overline{RAS}$ refresh cycle, an internal 9-bit counter provides the row addresses and the external address inputs are ignored.

$\overline{CAS}$-before-$\overline{RAS}$ is a refresh-only mode and no data access or device selection is allowed. Thus, the output remains in the High-Z state during the cycle.

Power-On

After application of the V_{CC} supply, an initial pause of 200 µs is required followed by a minimum of eight initialization cycles (any combination of cycles containing a $\overline{RAS}$ signal).

During power-on, it is recommended that $\overline{RAS}$ track with V_{CC} or be held at a valid V_{IH} to avoid current surges.

ABSOLUTE MAXIMUM RATINGS[1]

Symbol	Parameters		Rating	Unit
V_T	Voltage on Any Pin Relative to GND	5V	−1.0 to +7.0	V
		3.3V	−0.5 t0 +4.6	
V_{CC}	Supply Voltage	5V	−1.0 to +7.0	V
		3.3V	−0.5 t0 +4.6	
I_{OUT}	Output Current		50	mA
P_D	Power Dissipation		1	W
T_A	Operation Temperature	Com.	0 to 70	°C
		Ind.	−40 to +85	
T_{STG}	Storage Temperature		−55 to +125	°C

Note:
1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS (Voltages are referenced to GND)

Symbol	Parameter	Voltage	Min.	Typ.	Max.	Unit
V_{CC}	Supply Voltage	5V	4.5	5.0	5.5	V
V_{CC}	Supply Voltage	3.3V	3.0	3.3	3.6	V
V_{IH}	Input High Voltage	5V	2.4	—	V_{CC} + 1.0	V
V_{IH}	Input High Voltage	3.3V	2.0	—	V_{CC} + 0.3	V
V_{IL}	Input Low Voltage	5V	−1.0	—	0.8	V
V_{IL}	Input Low Voltage	3.3	−0.3	—	0.8	V
T_A	Ambient Temperature	Com.	0	—	70	°C
		Ind.	−40	—	85	

CAPACITANCE[1,2]

Symbol	Parameter	Max.	Unit
C_{IN1}	Input Capacitance: A0-A8	5	pF
C_{IN2}	Input Capacitance: $\overline{RAS}$, $\overline{UCAS}$, $\overline{LCAS}$, $\overline{WE}$, $\overline{OE}$	7	pF
C_{IO}	Data Input/Output Capacitance: I/O0-I/O15	7	pF

Notes:
1. Tested initially and after any design or process changes that may affect these parameters.
2. Test conditions: T_A = 25°C, f = 1 MHz, V_{CC} = 5.0V $\pm$ 10% or Vcc=3.3V $\pm$ 10%.

ELECTRICAL CHARACTERISTICS[1] (Recommended Operation Conditions unless otherwise noted.)

Symbol	Parameter	Test Condition		Speed	Min.	Max.	Unit
I_{IL}	Input Leakage Current	Any input $0V \leq V_{IN} \leq V_{cc}$ Other inputs not under test = 0V			−10	10	μA
I_{IO}	Output Leakage Current	Output is disabled (Hi-Z) $0V \leq V_{OUT} \leq V_{cc}$			−10	10	μA
V_{OH}	Output High Voltage Level	I_{OH} = −2.5 mA			2.4	—	V
V_{OL}	Output Low Voltage Level	I_{OL} = 2.1 mA			—	0.4	V
I_{CC1}	Stand-by Current: TTL	$\overline{RAS}, \overline{LCAS}, \overline{UCAS} \geq V_{IH}$	Com. 5V Ind. 5V		—	2 3	mA
I_{CC1}	Stand-by Current: TTL	$\overline{RAS}, \overline{LCAS}, \overline{UCAS} \geq V_{IH}$	Com. 3.3V Ind. 3.3V		—	1 2	mA
I_{CC2}	Stand-by Current: CMOS	$\overline{RAS}, \overline{LCAS}, \overline{UCAS} \geq V_{cc} - 0.2V$	5V		—	2	mA
I_{CC2}	Stand-by Current: CMOS	$\overline{RAS}, \overline{LCAS}, \overline{UCAS} \geq V_{cc} - 0.2V$	3.3V		—	1	mA
I_{CC3}	Operating Current: Random Read/Write[2,3,4] Average Power Supply Current	$\overline{RAS}, \overline{LCAS}, \overline{UCAS},$ Address Cycling, $t_{RC} = t_{RC}$ (min.)		-35 -60	— —	230 170	mA
I_{CC4}	Operating Current: Fast Page Mode[2,3,4] Average Power Supply Current	$\overline{RAS} = V_{IL}, \overline{LCAS}, \overline{UCAS},$ Cycling $t_{PC} = t_{PC}$ (min.)		-35 -60	— —	220 160	mA
I_{CC5}	Refresh Current: $\overline{RAS}$-Only[2,3] Average Power Supply Current	$\overline{RAS}$ Cycling, $\overline{LCAS}, \overline{UCAS} \geq V_{IH}$ $t_{RC} = t_{RC}$ (min.)		-35 -60	— —	230 170	mA
I_{CC6}	Refresh Current: CBR[2,3,5] Average Power Supply Current	$\overline{RAS}, \overline{LCAS}, \overline{UCAS}$ Cycling $t_{RC} = t_{RC}$ (min.)		-35 -60	— —	230 170	mA

Notes:
1. An initial pause of 200 μs is required after power-up followed by eight $\overline{RAS}$ refresh cycles ($\overline{RAS}$-Only or CBR) before proper device operation is assured. The eight $\overline{RAS}$ cycles wake-up should be repeated any time the t_{REF} refresh requirement is exceeded.
2. Dependent on cycle rates.
3. Specified values are obtained with minimum cycle time and the output open.
4. Column-address is changed once each fast page cycle.
5. Enables on-chip refresh and address counters.

ISSI®

AC CHARACTERISTICS[1,2,3,4,5,6] (Recommended Operating Conditions unless otherwise noted.)

Symbol	Parameter	-35 Min.	-35 Max.	-60 Min.	-60 Max.	Units
t_{RC}	Random READ or WRITE Cycle Time	60	—	110	—	ns
t_{RAC}	Access Time from $\overline{RAS}$[6, 7]	—	35	—	60	ns
t_{CAC}	Access Time from $\overline{CAS}$[6, 8, 15]	—	10	—	15	ns
t_{AA}	Access Time from Column-Address[6]	—	18	—	30	ns
t_{RAS}	$\overline{RAS}$ Pulse Width	35	10K	60	10K	ns
t_{RP}	$\overline{RAS}$ Precharge Time	20	—	40	—	ns
t_{CAS}	$\overline{CAS}$ Pulse Width[26]	6	10K	10	10K	ns
t_{CP}	$\overline{CAS}$ Precharge Time[9, 25]	5	—	10	—	ns
t_{CSH}	$\overline{CAS}$ Hold Time [21]	35	—	60	—	ns
t_{RCD}	$\overline{RAS}$ to $\overline{CAS}$ Delay Time[10, 20]	11	28	20	45	ns
t_{ASR}	Row-Address Setup Time	0	—	0	—	ns
t_{RAH}	Row-Address Hold Time	6	—	10	—	ns
t_{ASC}	Column-Address Setup Time[20]	0	—	0	—	ns
t_{CAH}	Column-Address Hold Time[20]	6	—	10	—	ns
t_{AR}	Column-Address Hold Time (referenced to $\overline{RAS}$)	30	—	40	—	ns
t_{RAD}	$\overline{RAS}$ to Column-Address Delay Time[11]	12	20	15	30	ns
t_{RAL}	Column-Address to $\overline{RAS}$ Lead Time	18	—	30	—	ns
t_{RPC}	$\overline{RAS}$ to $\overline{CAS}$ Precharge Time	0	—	0	—	ns
t_{RSH}	$\overline{RAS}$ Hold Time[27]	8	—	15	—	ns
t_{CLZ}	$\overline{CAS}$ to Output in Low-Z[15, 29]	3	—	3	—	ns
t_{CRP}	$\overline{CAS}$ to $\overline{RAS}$ Precharge Time[21]	5	—	5	—	ns
t_{OD}	Output Disable Time[19, 28, 29]	3	15	3	15	ns
t_{OE}	Output Enable Time[15, 16]	—	10	—	15	ns
t_{OEHC}	$\overline{OE}$ HIGH Hold Time from $\overline{CAS}$ HIGH	10	—	10	—	ns
t_{OEP}	$\overline{OE}$ HIGH Pulse Width	10	—	10	—	ns
t_{OES}	$\overline{OE}$ LOW to $\overline{CAS}$ HIGH Setup Time	5	—	5	—	ns
t_{RCS}	Read Command Setup Time[17, 20]	0	—	0	—	ns
t_{RRH}	Read Command Hold Time (referenced to $\overline{RAS}$)[12]	0	—	0	—	ns
t_{RCH}	Read Command Hold Time (referenced to $\overline{CAS}$)[12, 17, 21]	0	—	0	—	ns
t_{WCH}	Write Command Hold Time[17, 27]	5	—	10	—	ns
t_{WCR}	Write Command Hold Time (referenced to $\overline{RAS}$)[17]	30	—	50	—	ns
t_{WP}	Write Command Pulse Width[17]	5	—	10	—	ns
t_{WPZ}	$\overline{WE}$ Pulse Widths to Disable Outputs	10	—	10	—	ns
t_{RWL}	Write Command to $\overline{RAS}$ Lead Time[17]	8	—	15	—	ns
t_{CWL}	Write Command to $\overline{CAS}$ Lead Time[17, 21]	8	—	15	—	ns
t_{WCS}	Write Command Setup Time[14, 17, 20]	0	—	0	—	ns
t_{DHR}	Data-in Hold Time (referenced to $\overline{RAS}$)	30	—	40	—	ns

(Continued)

DR004-1B
05/24/99

AC CHARACTERISTICS[1,2,3,4,5,6] (Recommended Operating Conditions unless otherwise noted.)

Symbol	Parameter	-35 Min.	-35 Max.	-60 Min.	-60 Max.	Units
t_{ACH}	Column-Address Setup Time to $\overline{CAS}$ Precharge during WRITE Cycle	15	—	15	—	ns
t_{OEH}	$\overline{OE}$ Hold Time from $\overline{WE}$ during READ-MODIFY-WRITE cycle[18]	8	—	15	—	ns
t_{DS}	Data-In Setup Time[15, 22]	0	—	0	—	ns
t_{DH}	Data-In Hold Time[15, 22]	6	—	10	—	ns
t_{RWC}	READ-MODIFY-WRITE Cycle Time	80	—	140	—	ns
t_{RWD}	$\overline{RAS}$ to $\overline{WE}$ Delay Time during READ-MODIFY-WRITE Cycle[14]	45	—	80	—	ns
t_{CWD}	$\overline{CAS}$ to $\overline{WE}$ Delay Time[14, 20]	25	—	36	—	ns
t_{AWD}	Column-Address to $\overline{WE}$ Delay Time[14]	30	—	49	—	ns
t_{PC}	Fast Page Mode READ or WRITE Cycle Time[24]	12	—	25	—	ns
t_{RASP}	$\overline{RAS}$ Pulse Width	35	100K	60	100K	ns
t_{CPA}	Access Time from $\overline{CAS}$ Precharge[15]	—	21	—	34	ns
t_{PRWC}	READ-WRITE Cycle Time[24]	40	—	56	—	ns
t_{OFF}	Output Buffer Turn-Off Delay from $\overline{CAS}$ or $\overline{RAS}$[13,15,19, 29]	3	15	3	15	ns
t_{WHZ}	Output Disable Delay from $\overline{WE}$	3	15	3	15	ns
t_{CLCH}	Last $\overline{CAS}$ going LOW to First $\overline{CAS}$ returning HIGH[23]	10	—	10	—	ns
t_{CSR}	$\overline{CAS}$ Setup Time (CBR REFRESH)[30, 20]	8	—	10	—	ns
t_{CHR}	$\overline{CAS}$ Hold Time (CBR REFRESH)[30, 21]	8	—	10	—	ns
t_{ORD}	$\overline{OE}$ Setup Time prior to $\overline{RAS}$ during HIDDEN REFRESH Cycle	0	—	0	—	ns
t_{REF}	Refresh Period (512 Cycles)	—	8	—	8	ms
t_T	Transition Time (Rise or Fall)[2, 3]	1	50	1	50	ns

Notes:

1. An initial pause of 200 μs is required after power-up followed by eight $\overline{RAS}$ refresh cycle ($\overline{RAS}$-Only or CBR) before proper device operation is assured. The eight $\overline{RAS}$ cycles wake-up should be repeated any time the tREF refresh requirement is exceeded.
2. VIH (MIN) and VIL (MAX) are reference levels for measuring timing of input signals. Transition times, are measured between VIH and VIL (or between VIL and VIH) and assume to be 1 ns for all inputs.
3. In addition to meeting the transition rate specification, all input signals must transit between VIH and VIL (or between VIL and VIH) in a monotonic manner.
4. If $\overline{CAS}$ and $\overline{RAS}$ = VIH, data output is High-Z.
5. If $\overline{CAS}$ = VIL, data output may contain data from the last valid READ cycle.
6. Measured with a load equivalent to one TTL gate and 50 pF.
7. Assumes that tRCD ≤ tRCD (MAX). If tRCD is greater than the maximum recommended value shown in this table, tRAC will increase by the amount that tRCD exceeds the value shown.
8. Assumes that tRCD ≥ tRCD (MAX).
9. If $\overline{CAS}$ is LOW at the falling edge of $\overline{RAS}$, data out will be maintained from the previous cycle. To initiate a new cycle and clear the data output buffer, $\overline{CAS}$ and $\overline{RAS}$ must be pulsed for tCP.
10. Operation with the tRCD (MAX) limit ensures that tRAC (MAX) can be met. tRCD (MAX) is specified as a reference point only; if tRCD is greater than the specified tRCD (MAX) limit, access time is controlled exclusively by tCAC.
11. Operation within the tRAD (MAX) limit ensures that tRCD (MAX) can be met. tRAD (MAX) is specified as a reference point only; if tRAD is greater than the specified tRAD (MAX) limit, access time is controlled exclusively by tAA.
12. Either tRCH or tRRH must be satisfied for a READ cycle.
13. tOFF (MAX) defines the time at which the output achieves the open circuit condition; it is not a reference to VOH or VOL.
14. tWCS, tRWD, tAWD and tCWD are restrictive operating parameters in LATE WRITE and READ-MODIFY-WRITE cycle only. If tWCS ≥ tWCS (MIN), the cycle is an EARLY WRITE cycle and the data output will remain open circuit throughout the entire cycle. If tRWD ≥ tRWD (MIN), tAWD ≥ tAWD (MIN) and tCWD ≥ tCWD (MIN), the cycle is a READ-WRITE cycle and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of I/O (at access time and until $\overline{CAS}$ and $\overline{RAS}$ or $\overline{OE}$ go back to VIH) is indeterminate. $\overline{OE}$ held HIGH and $\overline{WE}$ taken LOW after $\overline{CAS}$ goes LOW result in a LATE WRITE ($\overline{OE}$-controlled) cycle.
15. Output parameter (I/O) is referenced to corresponding $\overline{CAS}$ input, I/O0-I/O7 by $\overline{LCAS}$ and I/O8-I/O15 by $\overline{UCAS}$.
16. During a READ cycle, if $\overline{OE}$ is LOW then taken HIGH before $\overline{CAS}$ goes HIGH, I/O goes open. If $\overline{OE}$ is tied permanently LOW, a LATE WRITE or READ-MODIFY-WRITE is not possible.
17. Write command is defined as $\overline{WE}$ going low.
18. LATE WRITE and READ-MODIFY-WRITE cycles must have both tOD and tOEH met ($\overline{OE}$ HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The I/Os will provide the previously written data if $\overline{CAS}$ remains LOW and $\overline{OE}$ is taken back to LOW after tOEH is met.
19. The I/Os are in open during READ cycles once tOD or tOFF occur.
20. The first χ$\overline{CAS}$ edge to transition LOW.
21. The last χ$\overline{CAS}$ edge to transition HIGH.
22. These parameters are referenced to $\overline{CAS}$ leading edge in EARLY WRITE cycles and $\overline{WE}$ leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
23. Last falling χ$\overline{CAS}$ edge to first rising χ$\overline{CAS}$ edge.
24. Last rising χ$\overline{CAS}$ edge to next cycle's last rising χ$\overline{CAS}$ edge.
25. Last rising χ$\overline{CAS}$ edge to first falling χ$\overline{CAS}$ edge.
26. Each χ$\overline{CAS}$ must meet minimum pulse width.
27. Last χ$\overline{CAS}$ to go LOW.
28. I/Os controlled, regardless $\overline{UCAS}$ and $\overline{LCAS}$.
29. The 3 ns minimum is a parameter guaranteed by design.
30. Enables on-chip refresh and address counters.

Integrated Silicon Solution, Inc. — 1-800-379-4774

DR004-1B
05/24/99

FAST-PAGE-MODE READ CYCLE

Note:
1. t_{OFF} is referenced from rising edge of $\overline{CAS}$.

FAST PAGE MODE READ-MODIFY-WRITE CYCLE

Don't Care

DR004-1B
05/24/99

FAST-PAGE-MODE EARLY WRITE CYCLE ($\overline{OE}$ = DON'T CARE)

Integrated Silicon Solution, Inc. — 1-800-379-4774

DR004-1B
05/24/99

FAST-PAGE-MODE READ WRITE CYCLE (LATE WRITE and READ-MODIFY-WRITE Cycles)

FAST PAGE MODE EARLY WRITE CYCLE

ISSI®

AC WAVEFORMS

### READ CYCLE (With $\overline{WE}$-Controlled Disable)

$\overline{RAS}$-ONLY REFRESH CYCLE ($\overline{OE}$, $\overline{WE}$ = DON'T CARE)

DR004-1B
05/24/99

$\overline{CBR}$ REFRESH CYCLE (Addresses; $\overline{WE}$, $\overline{OE}$ = DON'T CARE)

HIDDEN REFRESH CYCLE[1] ($\overline{WE}$ = HIGH; $\overline{OE}$ = LOW)

Don't Care

Notes:
1. A Hidden Refresh may also be performed after a Write Cycle. In this case, $\overline{WE}$ = LOW and $\overline{OE}$ = HIGH.
2. tOFF is referenced from rising edge of $\overline{RAS}$ or $\overline{CAS}$, whichever occurs last.

ORDERING INFORMATION
IS41C16257
Commercial Range: 0°C to 70°C

Speed (ns)	Order Part No.	Package
35	IS41C16257-35K	400-mil SOJ
	IS41C16257-35T	400-mil TSOP (Type II)
60	IS41C16257-60K	400-mil SOJ
	IS41C16257-60T	400-mil TSOP (Type II)

Industrial Range: –40°C to 85°C

Speed (ns)	Order Part No.	Package
35	IS41C16257-35KI	400-mil SOJ
	IS41C16257-35TI	400-mil TSOP (Type II)
60	IS41C16257-60KI	400-mil SOJ
	IS41C16257-60TI	400-mil TSOP (Type II)

ORDERING INFORMATION
IS41LV16257
Commercial Range: 0°C to 70°C

Speed (ns)	Order Part No.	Package
35	IS41LV16257-35K	400-mil SOJ
	IS41LV16257-35T	400-mil TSOP (Type II)
60	IS41LV16257-60K	400-mil SOJ
	IS41LV16257-60T	400-mil TSOP (Type II)

Industrial Range: –40°C to 85°C

Speed (ns)	Order Part No.	Package
35	IS41LV16257-35KI	400-mil SOJ
	IS41LV16257-35TI	400-mil TSOP (Type II)
60	IS41LV16257-60KI	400-mil SOJ
	IS41LV16257-60TI	400-mil TSOP (Type II)