

12-BIT SERIAL TO PARALLEL CONVERTER

■ GENERAL DESCRIPTION


The NJU3713 is a 12-bit serial to parallel converter especially apply to MPU outport expander.

The effective outport assignment of MPU is available as the connection between NJU3713 and MPU is required only 4 lines.

Up to 5MHz signal can be input to the serial data input terminal and the data is output from parallel output buffer through serial in parallel out shift register and parallel data latches.

The hysteresis input circuit realized wide noise margin and high driverbility output buffer (25mA) can drive LED directly.

■ PACKAGE OUTLINE



NJU3713D

NJU3713G

7

FEATURES

- 12-Bit Serial In Parallel Out
- Hysteresis Input
- Operating Voltage
- Operating Frequency
- Output Current
- C-MOS Technology
- Package Outline
- DIP/SÓP 18


25mA

5V±10%


5MHz or more

---- 0.5V typ

■ PIN CONFIGURATION



BLOCK DIAGRAM





■ TERMINAL DESCRIPTION

NO.	SYMBOL	FUNCTION	NO.	SYMBOL	FUNCTION
1	P5		10	DATA	Serial Data Input Terminal
2	P6	Parallel Converts	11 .	CLK	Clock Signal Input Terminal
3	P7	Data Output Terminals	12	STB	Strove Signal Input Terminal
4	P8		13	CLR	Clear Signal Input Terminal
5	Vss	GND	14	P1	
6	P9		15	P2	Parallel Converts
7	P10	Parallel Converts	16	P3	Data Output Terminals
8	P11	Data Output Terminals	17	P4	
9	P12		18	V _{DD}	Power Supply Terminal

■ FUNCTIONAL DESCRIPTION

(1) Reset

When the "L" level is input to the $\overline{\rm CLR}$ terminal, all latches are reset and all parallel conversion output are "L" level.

Normally, the CLR terminal should be "H" level.

(2) Data Transmission

In the STB terminal is "H" level and input the clock signal to the CLK terminal, the serial data input from DATA terminal shift in the shift register by synclonizing at rising edge of the clock signal.


When the STB terminal change to "L" level, the data in the shift register transfer to the latch. Even if the STB terminal is "L" level, the input clock signal shift the data in the shift register, therefore, the clock signal control is needed.

Furthermore, the 4 input circuits have a hysteresis characteristics by using the schmitt trigger structure to protect the noise.

CLK	STB	CLR	OPERATION
Х	х	L	All latch are reset (the data in the shift register is no change). All of Parallel convert output are "L".
	Н	Н	The serial data input from DATA terminal input to the shift register. In this stage, the data in the latch is no change.
L H	L	Н	The data in the shift register transfer to the latch. And the data in the latch output from parallel output. The CLK input in the STB="L" and CLR="H" state, the data shift in the shift register and latched data also change in accordance with the shift register.

Note) X: Don't care

TIMING CHART



7

MADE ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage Range	V _{DD}	−0.5 ~ 7.0	٧
Input Voltage Range	V ₁	V_{ss} -0.5 ~ V_{DD} +0.5	, V
Output Voltage Range	Vo	V _{s s} −0. 5 ~ V _{DD} +0. 5	, V.
Output Current	lo	±25	mA
Power Dissipation	P _D	700 (DIP) 400 (S0P)	mW
Operating Temperature Range	Topr	−25 ~ +85	°C
Storage Temperature Range	Tstg	−65 ~ +150	°C



DC ELECTRICAL CHARACTERISTICS

 $(V_{DD}=4.5\sim5.5V, V_{SS}=0V, Ta=25^{\circ}C)$

PARAM	ETER	SYMBOL.	CONDITION		MIN	TYP	MAX	UNIT
Operating Current		lods	V _{IH} =V _{DD} , V _{IL} =V _{SS}				0. 1	mΑ
Input Voltage	High-Level	VIH			0. 7V _{dd}		V _{DD}	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
input vortage	Low-Level	VIL			Vss		0. 3V _{рр}	٧
Input Leakage	Current	LLI	V1=0~VDD		-10		10	μA
High-Level Output Voltage		V _{онд}	I _{он} =−25mA		V _{DD} −1.5		V DD	V
			lон=−1 5m A	P1~P12 Terminals (Note 1)	V _{DD} -1, 0		V DD	
			I _{он} ≕−10mA		V _{DD} −0. 5		V DD	
Low-Level Output Voltage		Vold	lo∟=+25mA		Vss		1.5	
			lоь=+15mA		Vss		0.8	
			lo∟=+10mA		Vss		0.4	
Output Short Current		loso	V ₀ =7V, V ₁ =0V	P1~P12 Terminals			20	mA
			Vo=0V, V1=7V	(Note 2)			-20	

Note 1) Specified value represent output current per pin. When use, total current consideration and less than power dissipation rating operation should be required.

Note 2) $V_{DD}=7V$, $V_{SS}=0V$, 1 second per pin.


■ SWITCHING CHARACTERISTICS

 $(V_{DD}=4.5V\sim5.5V, V_{SS}=0V, Ta=-20\sim75^{\circ}C)$


				.,		· · · · · · · · · · · · · · · · · · ·
PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT
Set-Up Time	t _{sp}	DATA – CLK	20			ns
Hold Time	t _{HD}	CLK - DATA	20			ns
Set-Up Time	tsstB	STB - CLK	30			ns
Hold Time	tнsтв	CLK - STB	30			ns
	t _{pd} PCK	CLK - P1~P12			100	ns
Output Delay Time	t _{pd} PSTB	STB − P1~P12			80	ns
	t _{pd PCLR}	CLR - P1~P12			80	ns
Max. Operating Frequency	f _{MA X}		5			MHz

*) Cour=50pF

SWITCHING CHARACTERISTICS TEST WAVEFORM



APPLICATION CIRCUIT



N		П		13	7	1	3
1	•	,	u	J			J

MEMO

[CAUTION]
The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.