# 16-BIT SERIAL TO PARALLEL CONVERTER

#### GENERAL DESCRIPTION


The NJU3715 is a 16-bit serial to parallel converter especially apply to MPU outport expander.

The effective outport assignment of MPU is available as the connection between NJU3715 and MPU is required only 4 lines.

Up to 5MHz signal can be input to the serial data input terminal and the data is output from parallel output buffer through serial in parallel out shift register and parallel data latches.

The hysteresis input circuit realized wide noise margin and high driverbility output buffer (25mA) can drive LED directly.

#### **■ PACKAGE OUTLINE**



NJU3715L


NJU3715G

#### FEATURES


- 16-Bit Serial In Parallel Out
- Hysteresis Input
- ---- 0.5V typ 5V±10%
- Operating Voltage Operating Frequency

- 5MHz or more
- Output Current
- 25mA
- C-MOS Technology
- Package Outline
- SDIP/SOP 22

#### PIN CONFIGURATION



### ■ BLOCK DIAGRAM





# ■ TERMINAL DESCRIPTION

NO.	SYMBOL	FUNCTION	NO.	SYMBOL	FUNCTION		
1	P7		12	DATA	Serial Data Input Terminal		
2	P8	B 11 1 0	13	CLK	Clock Signal Input Terminal		
3	P9	- Parallel Converts - Data Output Terminals -	14	STB	Strove Signal Input Terminal Clear Signal Input Terminal		
4	P10		15	CLR			
5	P11		16	P1			
6	Vss	GND	17	P2			
7	P12	- Parallel Converts - Data Output Terminals	18	P3	Parallel Converts		
8	P13		19	P4	Data Output Terminals		
9	P14		20	P5	Data Output Terminars		
10	P15		21	P6			
11	P16		22	$V_{DD}$	Power Supply Terminal		

7

#### ■ FUNCTIONAL DESCRIPTION

#### (1) Reset

When the "L" level is input to the  $\overline{\rm CLR}$  terminal, all latches are reset and all parallel conversion output are "L" level.

Normally, the  $\overline{\text{CLR}}$  terminal should be "H" level.

### (2) Data Transmission

In the STB terminal is "H" level and input the clock signal to the CLK terminal, the serial data input from DATA terminal shift in the shift register by synclonizing at rising edge of the clock signal.

When the STB terminal change to "L" level, the data in the shift register transfer to the latch. Even if the STB terminal is "L" level, the input clock signal shift the data in the shift register, therefore, the clock signal control is needed.


Furthermore, the 4 input circuits have a hysteresis characteristics by using the schmitt trigger structure to protect the noise.

CLK	STB	CLR	O P E R A T I O N
	V	L	All latch are reset (the data in the shift register is no change).
Х	Х		All of Parallel convert output are "L".
<b>√</b> ∏	1		The serial data input from DATA terminal input to the shift register.
JL	H	Н	In this stage, the data in the latch is no change.
L			The data in the shift register transfer to the latch. And the data
Н	1.	H	in the latch output from parallel output.
	L		The CLK input in the STB="L" and CLR="H" state, the data shift in
$\uparrow \uparrow$			the shift register and latched data also change in accordance with
			the shift register.

Note ) X: Don't care



### TIMING CHART



## ■ ABSOLUTE MAXIMUM RATINGS

( Ta=25°C )

			,
PARAMETER	SYMBOL	RATINGS	UN,I T
Supply Voltage Range	V <sub>DD</sub>	-0.5 <b>~</b> 7.0	٧
Input Voltage Range	V,	Vss-0.5 ~ VDD+0.5	٧
Output Voltage Range	V <sub>o</sub>	Vss-0.5 ~ VDD+0.5	٧
Output Current	l <sub>o</sub>	±25	mA
Power Dissipation	P₀	700 (SDIP) 400 (SOP)	mW
Operating Temperature Range	Topr	−25 <b>~</b> +85	°C
Storage Temperature Range	Tstg	−65 <b>~</b> +150	လ



# ■ DC ELECTRICAL CHARACTERISTICS

 $(V_{DD}=4.5\sim5.5V, V_{SS}=0V, Ta=25^{\circ}C)$ 

PARAM	ETER	SYMBOL	CONDITION		MIN	TYP	MAX	UNIT
Operating Current		l <sub>DDS</sub>	V <sub>IH</sub> =V <sub>DD</sub> , V <sub>IL</sub> =V <sub>SS</sub>				0. 1	mΑ
Input Voltage	High-Level	Vıн			0. 7V <sub>DD</sub>		<b>V</b> DD	.,
input vortage	Low-Level	٧٦٦			Vss		0. 3V <sub>DD</sub>	۷
Input Leakage Current		Lu	V1=0~VDD		-10		10	μA
High-Level Output Voltage		V <sub>он</sub> д	I <sub>он</sub> =−25mA		V <sub>DD</sub> -1.5		V <sub>DD</sub>	٧
			I <sub>он</sub> =−15mA		V <sub>DD</sub> −1. 0		<b>V</b> DD	
			Iон≕—10mA	P1~P16 Terminals	V <sub>DD</sub> 0. 5		<b>V</b> DD	
Low-Level Output Voltage		Vold	lo∟ <b>≃+25</b> mA	(Note 1)	Vss		1. 5	٧
			lo∟≕+15mA		Vss		0.8	
			lo∟≕+10mA		Vss		0. 4	
Output Short Current		losp	V <sub>0</sub> =7V, V <sub>1</sub> =0V	P1~P16 Terminals			20	А
			Vo=0V, V1=7V	(Note 2)			-20	mA

Note 1) Specified value represent output current per pin. When use, total current consideration and less than power dissipation rating operation should be required.

Note 2)  $V_{DD}=7V$ ,  $V_{SS}=0V$ , 1 second per pin.

# SWITCHING CHARACTERISTICS

 $(V_{DD}=4.5V\sim5.5V, V_{SS}=0V, Ta=-20\sim75^{\circ}C)$ 


PARAMETER	SYMBOL.	CONDITION	MIN	TYP	MAX	UNIT
Set-Up Time	t <sub>sp</sub>	DATA - CLK	20			ns
Hold Time	t <sub>HD</sub>	CLK - DATA	20			ns
Set-Up Time	tssto	STB - CLK	30		1	ns
Hold Time	tнsтв	CLK - STB	30			ns
	t <sub>pd PCK</sub>	CLK - P1~P16			100	ns
Output Delay Time	t <sub>pd</sub> PSTB	STB - P1~P16	·		80	ns
· ·	tpd PCLR	CLR − P1~P16			80	ns
Max. Operating Frequency	f <sub>MA X</sub>		5			MHz

\*) C<sub>○∪⊤</sub>=50pF






# SWITCHING CHARACTERISTICS TEST WAVEFORM



# **APPLICATION CIRCUIT**



N		ı		12	7	1	5
17	•	,	u	J			J

# **MEMO**

[CAUTION]
The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.