
T54LS259 T74LS259



8-BIT ADDRESSABLE LATCH

DESCRIPTION


The T54LS259/T74LS259 is a high speed 8-bit Addressable Latch designed for general purpose storage applications in digital sistems. It is a multifunctional device capable of storing single line data in eight addressable latches, and also a 1-of-8 decoder and demultiplexer with active HIGH outputs. The device also incorporates an active LOW common Clear for resetting all latches, as well as. an active LOW Enables.



- SERIAL-TO-PARALLEL CONVERSION
- EIGHT BITS OF STORAGE WITH OUTPUT OF EACH BIT AVAILABLE
- RANDOM (ADDRESSABLE) DATA ENTRY
- ACTIVE HIGH DEMULTIPLEXING OR DECODING CAPABILITY
- EASILY EXPANDABLE
- COMMON CLEAR
- FULLY TTL AND CMOS COMPATIBLE

PIN NAMES

FIN NAMES							
A ₀ ,A ₁ ,A ₂ Address Inputs							
D	Data Input						
E Enable (Active LOW) Input							
c	Clear (Active LOW) Input						
Q ₀ to Q ₇	Parallel Latch Outputs						



TRUTH TABLE - PRESENT OUTPUT STATES

MODE SELECTION

Ē	Ē	D	A ₀	A ₁	A ₂	ã	Q ₁	Q_2	Q_3	Q ₄	Q ₅	Q ₆	Q ₇	MODE
L	Н	Х	Х	Х	Х	L	L	L	L	L	L	L	L	Clear
L	L	L	L	L	L	L	L	L	L	L	L	L	L	Demultiplex
L	L	Н	L	L	L	H	Ŀ	L	Ŀ	Ŀ	Ŀ	Ŀ	L	
L	L	L	н	L	L	L	L	L	Ŀ	L	L	Ŀ	L	
L	Ļ	H	Н	Ļ	L	L	H	L	Ŀ	L	L	L	L	
	:	:		:					:					
:	:	:		:					:					
1	i	H	Н	Ĥ	н	1	L	1	i	L	1	L	н	
	L	П	п					L				<u>L</u>	п	
Н	Н	Χ	Х	Χ	X	Q _{n-1}							→	Memory
Н	L	L	L	L	L	L	Q _{n-1}	Q _{n-1}	Q _{n-1}				→	Adressable
Н	L	Н	L	L	L	Н	Q _{n-1}	Q_{n-1}					→	Latch
Н	L	L	Н	L	L	Q _{n-1}	Ë	Q _{n-1}					→	
Н	L	Н	Н	L	L	Q _{n-1}	Н	Q _{n-1}					→	
:		:		:					:					
:	:	:		:					:					
:	:	:		:					:					
Н	L	L	Н	Н	Н	Q _{n-1}					→	Q_{n-1}	L	
Н	L	Н	Н	Н	Н	Q _{n-1}					<u> </u>	Q _{n-1}	Н	

	MODE OFFICE									
Ē	c	MODE								
L		Addressable Latch Memory								
L	L	Active HIGH Eight- Channel								
ы		Demultiplexer Clear								
П	_	Clear								

X = Don't Care
L = LOW Voltage Level
H = HIGH Voltage Level
Q_{n-1} = Previous Output
State

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vcc	Supply Voltage	-0.5 to 7	٧
VI	Input Voltage, Applied to Input	- 0.5 to 15	٧
Vo	Output Voltage, Applied to Output	-0.5 to 10	V
lı	Input Current, Into Inputs	- 30 to 5	mA
Io	Output Current, Into Outputs	30	mA

Stresses in excess of those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions in excess of those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


GUARANTEED OPERATING RANGES

Don't Normhous		Supply Voltage							
Part Numbers	Min	Тур	Max	Temperature					
T54LS259D2	4.5 V	5.0 V	5.5 V	-55°C to +125°C					
T74LS259XX	4.75 V	5.0 V	5.25 V	0°C to +70°C					

XX = package type.



LOGIC SYMBOL AND LOGIC DIAGRAM



FUNCTIONAL DESCRIPTION

The LS259 has four modes of operation as shown in the mode selection table. In the addressable latch mode, data on the Data line (D) is written into the addressed latch. The address latch will follow three data input with all non-addressed latches remaining in their previous states. In the memory mode, all latches remain in their previous state and are unaffected by the Data or Address input. In one-of-eight decoding or demultiplexing mode, the addressed output will follow the state of the D

input with all other inputs in the LOW state. In the clear mode all outputs are LOW and unaffected by the address and data inputs.

When operating the LS259 as an addressable latch changing more than one bit of the address could impose a transient wrong address. Therefore, this should only be done while in the memory mode. The truth table below summarizes the operations of the LS259.



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

Symbol	Boromotor			Limits		Test Conditions			
Symbol	Parameter	Min. Typ.		Max.	1	(Note 1)	Units		
VIH	Input HIGH Voltage	2.0			Guaranteed i Voltage for a	nput Logical HIGH Il Inputs	V		
VIL	Input LOW Voltage	54			0.7	Guaranteed input Logical LOW		v	
		74			0.8	Voltage for a	\ \		
V _{CD}	Input Clamp Diode Vo	Itage			- 1.5	$V_{CC} = MIN, I_{IN}$	C = MIN,I _{IN} = -18mA		
VOH	Output HIGH Voltage	54	2.4	3.4		V_{CC} = MIN, I_{OH} = -400μ A, V_{IN} = V_{IH} or V_{IL} per Truth Table		V	
		74	2.4	3.1					
V _{OL}	Output LOW Voltage	54,74		0.25	0.4	I _{OL} = 4.0mA	V _{CC} = MIN, V _{IN} = V _{IH} or V _{IL} per Truth Table		
		74		0.35	0.5	I _{OL} = 8.0mA		V	
l _{iH}	Input HIGH Current A ₀ , A ₁ , A ₂ , D, \overline{C} \overline{E}				20 40	V _{CC} = MAX,V	_{IN} = 2.7V	μА	
	Input HIGH Current A ₀ , A ₁ , A ₂ , D, C E			0.1 0.2	V _{CC} = MAX,V	_{IN} = 7.0V	mA		
l _{IL}	Input LOW Current A ₀ , A ₁ , A ₂ , D, C E				- 0.4 - 0.8	V _{CC} = MAX,V	_{IN} = 0.4V	mA	
los	Output Short Circuit Current (Note 2)		- 20		- 100	V _{CC} = MAX, \	/ _{OUT} = 0V	mA	
lcc	Power Supply Current			20	36	V _{CC} = MAX		mA	

AC CHARACTERISTICS: TA = 25°C

Symbol	Darameter	Limits			-				
Symbol	Parameter	Min.	Тур.	Max.	Test	Units			
t _{PLH}	Turn-Off Delay, Enab. to Out. Turn-On Delay, Enab. to Out.					35 24	Fig. 1		ns
t _{PLH}	Turn-Off Delay, Data to Output Turn-On Delay, Data to Output		20 13	32 21	Fig. 2	V _{CC} = 5.0V C ₁ = 15pF	ns		
t _{PLH} t _{PHL}	Turn-Off Delay, Addr. to Out. Turn-On Delay, Addr. to Out.		24 18	38 29	Fig. 3	— C _L = 15pF	ns		
t _{PHL}	Turn-On Delay, Clear to Output		17	27	Fig. 5		ns		

Notes:

- 1) Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- 2) Not more than one output should be shorted at a time.
- 3) Typical values are at V_{CC} = 5.0V, T_A = 25°C




AC SET-UP REQUIREMENTS: TA = 25°C


			Limits		T	Units	
Symbol	Parameter	Min.	Тур.	Max.	Tes		
t _s H t _h H	Set-up Time HIGH, Data to Enable Hold Time HIGH, Data to Enable	20	13 - 7.0		Fig. 4		ns
t _s L t _h L	Set-up Time LOW, Data to Enable Hold Time LOW, Data to Enable	15	7.0 10			V _{CC} = 5.0V	ns
t _s A-Ē	Set-up Time, Address to Enable (Note 4)	0	-7.0		Fig. 6	_	ns
t _{pW} Ē	Enable Pulse Width	17	12		Fig. 1		ns

Notes:

- 4) The address to Enable Set-up Time is the time before the HIGH to LOW Enable transition that the Address must be stable so that the correct latch is addressed and the other latches are not affected.
- 5) The shaded areas indicate when the inputs are permitted to change for predictable output performance.

AC WAVEFORMS








OTHER CONDITIONS: $\overline{C} = H$, A = STABLE

OTHER CONDITIONS: $\vec{E} = L$, $\vec{C} = H$, A = STABLE

AC WAVEFORMS (continued)

Fig. 3 Turn-On and Turn-Off Delays, Address to Output

Fig. 4 Set-up and Hold Time, Data to Enable




OTHER CONDITIONS: $\overline{E} = L$, $\overline{C} = L$, D = H


OTHER CONDITIONS: C=H, A=STABLE

Fig. 5 Turn-On Delay, Clear to Output


Fig. 6 Set-up Time, Address to Enable (see notes 4 and 5)




OTHER CONDITIONS: E=H




OTHER CONDITIONS: C = H





14-LEAD PLASTIC DIP







14-LEAD CERAMIC DIP





16-LEAD PLASTIC DIP







0606


A-13

581





16-LEAD CERAMIC DIP







20-LEAD PLASTIC DIP





20-LEAD CERAMIC DIP







0607


A-14

582





24-LEAD PLASTIC DIP






24-LEAD CERAMIC DIP





CHIP CARRIER 20 LEAD PLASTIC





0608 B-01

583

S C Z-THOMZON

07E D 7929237 0016418 1


Packages


67C 16547

D


T-90-20


14-LEAD PLASTIC DIP MICROPACKAGE





16-LEAD PLASTIC DIP MICROPACKAGE





NOTE: FOR 20-LEAD PLASTIC DIP MICROPACKAGE CONTACT SGS

Surface Mounted

67C 16548

T-90-20

One possible solution to the important problem of PWB minimization, is that of using surface mounted components. Integrated circuits in SO (Small Outline) packages are made up of standard chips mounted in very small plastic packages.

The advantages given by using these devices are:

PWB Reduction

This is by far the most important advantage since the reduction of PWB size varies from 40 to 60% in comparison with standard board types. (See page 584 for package dimensions.)

Assembly Cost Reduction

SO Devices require no preliminary operation prior to mounting and can therefore be easily utilized in fully automatic equipment.

Increasing Reliability

The following characteristics lead to a higher level of reliability with respect to their standard packaged counter parts:

- The mounting system is fully automatic

D

- PWB number and the interconnections between them are reduced when the same number of devices are used.
- The high density of components on the board makes it thermally much more stable.

Noise Reduction and Improved Frequency Response

The reduction of the length of the connecting wires between the leads and the silicon guarantees a more homogeneous propogation delay between the external pins, with respect to the standard type.

Assembly Without Board Holes

The devices are placed on the board and soldered. This technology permits a higher level of tolerance in the positioning (automatic) of the device. For the standard DIP types this must be done with great accuracy due to the insertion of the leads into their holes.

