

## MSM5832RS

### REAL TIME CLOCK/CALENDAR

#### GENERAL DESCRIPTION


The MSM5832RS is a metal-gate CMOS Real Time Clock/Calendar for use in bus-oriented microprocessor applications. The on-chip 32.768kHz crystal controlled oscillator time base is divided to provide addressable 4-bit I/O data of SECONDS, MINUTES, HOURS, DAY-OF-WEEK, DATE, MONTH, and YEAR. Data access is controlled by 4-bit address, chip select, read, write and hold inputs. Other functions include 12H/24H format selection, leap year identification and manual  $\pm 30$  second correction.

The MSM5832RS normally operates from a 5V  $\pm 5\%$  supply. Battery backup operation down to 2.2V allows continuation of time keeping when main power is off. The MSM5832RS is offered in an 18-lead dual-in-line plastic (RS suffix) package.


#### FEATURES

- 7 Function — SECOND, MINUTE, HOUR, DAY, DAY-OF-WEEK, MONTH, YEAR
- Automatic leap year calendar
- 12 or 24 hour format
- $\pm 30$  second error correction
- 4-BIT DATA BUS
- 4-BIT ADDRESS
- READ, WRITE, HOLD, and CHIP SELECT inputs
- Reference signal outputs — 1024, 1, 1/60, 1/3600Hz
- 32.768kHz crystal controlled operation
- Single 5V power supply
- Back-up battery operation to  $V_{DD} = 2.2V$
- Low power dissipation
  - 90  $\mu W$  Max. at  $V_{DD} = 3V$
  - 2.5 mW Max. at  $V_{DD} = 5V$
- 18 pin plastic DIP (DIP18-P-300)

#### FUNCTIONAL BLOCK DIAGRAM



**PIN CONFIGURATION**



**REGISTER TABLE**

Address Input				Register Name	Data Input/Output				Data Limit	Remarks
A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>		D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>		
0	0	0	0	S1	*	*	*	*	0 ~ 9	S1 or S10 are reset to zero irrespective of input data D <sub>0</sub> –D <sub>3</sub> when write instruction is executed with address selection.
1	0	0	0	S10	*	*	*		0 ~ 5	
0	1	0	0	M11	*	*	*	*	0 ~ 9	
1	1	0	0	M10	*	*	*		0 ~ 5	
0	0	1	0	H1	*	*	*	*	0 ~ 9	
1	0	1	0	H10	*	*	†	†	0 ~ 1 0 ~ 2	D <sub>2</sub> = "1" for PM D <sub>3</sub> = "1" for 24 hour format D <sub>2</sub> = "0" for AM D <sub>3</sub> = "0" for 12 hour format
0	1	1	0	W	*	*	*		0 ~ 6	
1	1	1	0	D1	*	*	*	*	0 ~ 9	
0	0	0	1	D10	*	*	†		0 ~ 3	D <sub>2</sub> = "1" for 29 days in month 2 (2) D <sub>2</sub> = "0" for 28 days in month 2
1	0	0	1	MO1	*	*	*	*	0 ~ 9	
0	1	0	1	MO10	*				0 ~ 1	
1	1	0	1	Y1	*	*	*	*	0 ~ 9	
0	0	1	1	Y10	*	*	*	*	0 ~ 9	

(1) \*data valid as "0" or "1".  
 Blank does not exist (unrecognized during a write and held at "0" during a read)  
 †data bits used for AM/PM, 12/24 HOUR and leap year.  
 (2) If D<sub>2</sub> previously set to "1", upon completion of month 2 day 29, D<sub>2</sub> will be internally reset to "0".

Table 1

### OSCILLATOR FREQUENCY DEVIATIONS

Frequency Deviation vs Temperature




Figure 1

Frequency Deviation vs Supply Voltage




Figure 2

5

### ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply voltage	V <sub>DD</sub>	-0.3 ~ 7.0	V
Input voltage	V <sub>I</sub>	-0.3 ~ V <sub>DD</sub> + 0.3	V
Data I/O voltage	V <sub>O</sub>	-0.3 ~ V <sub>DD</sub> + 0.3	V
Storage Temperature	T <sub>stg</sub>	-55 ~ 150	°C

### OPERATING CONDITIONS

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Supply Voltage	V <sub>DD</sub>	4.5	5	7	V	
Standby Supply Voltage	V <sub>DH</sub>	2.2	-	7	V	
Input Signal Level	V <sub>IH</sub>	3.6	-	V <sub>DD</sub>	V	V <sub>DD</sub> = 5V ± 5% Respect to GND
	V <sub>IL</sub>	-0.3	-	0.8	V	
Crystal Oscillator Freq.	f(XT)	-	32.768	-	kHz	
Operating Temperature	T <sub>OP</sub>	-30	-	+85	°C	

### DC CHARACTERISTICS

(V<sub>CC</sub> = 5V ± 5%; T<sub>A</sub> = -30 to +85°C)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Input Current (1)	I <sub>IH</sub>	10	25	50	μA	V <sub>IN</sub> =5V, V <sub>DD</sub> =5V
	I <sub>IL</sub>	-	-	-1	μA	V <sub>IN</sub> = 0V
Data I/O Leakage Current	I <sub>LD</sub>	-10	-	10	μA	V <sub>I/O</sub> = 0 to V <sub>DD</sub> CS = "0"
Output Low Voltage	V <sub>OL</sub>	-	-	0.4	V	I <sub>O</sub> = 1.6 mA, CS = "1", READ = "1"
Output Low Current	I <sub>OL</sub>	1.6	-	-	mA	V <sub>O</sub> = 0.4V, CS = "1", READ = "1"
Operating Supply Current	I <sub>DDS</sub>	-	15	30	μA	V <sub>CC</sub> = 3V, T <sub>a</sub> = 25°C
	I <sub>DD</sub>	-	100	500	μA	V <sub>CC</sub> = 5V, T <sub>a</sub> = 25°C

(1) XT, XT̄ and D<sub>0</sub> ~ D<sub>3</sub> excluded.

### SWITCHING CHARACTERISTICS

#### (1) READ mode

( $V_{DD} = 5V \pm 5\%$ ,  $T_a = 25^\circ C$ )

Parameter	Symbol	Condition	MIN	TYP	MAX	Unit
HOLD Set-up Time	$t_{HS}$	-----	150	—	—	$\mu s$
HOLD Hold Time	$t_{HH}$	-----	0	—	—	$\mu s$
HOLD Pulse Width	$t_{HW}$	-----	—	—	990	ms
HOLD "L" Hold Time	$t_{HL}$	-----	130	—	—	$\mu s$
READ Hold Time	$t_{RH}$	-----	0	—	—	$\mu s$
READ Set-up Time	$t_{RS}$	-----	0	—	—	$\mu s$
READ Access Time	$t_{RA}$	$R_{PULL-UP} = 5K\Omega$ $C_L = 15pF$	—	—	6	$\mu s$
ADDRESS Set-up Time	$t_{AS}$	-----	3	—	—	$\mu s$
ADDRESS Hold Time	$t_{AH}$	-----	0.2	—	—	$\mu s$
READ Pulse Width	$t_{RW}$	$R_{PULL-UP} = 5K\Omega$ $C_L = 15pF$	2	—	—	$\mu s$
DARA Access Time	$t_{AC}$	$R_{PULL-UP} = 5K\Omega$ $C_L = 15pF$	—	—	0.6	$\mu s$
OUTPUT Disable Time	$t_{OFF}$	$R_{PULL-UP} = 5K\Omega$ $C_L = 15 pF$	—	—	0.6	$\mu s$
CS Enable Delay Time	$t_{CS1}$	-----	—	—	0.6	$\mu s$
CS Disable Delay Time	$t_{CS2}$	-----	—	—	0.6	$\mu s$




Figure 3 Read Cycle

- Notes: 1. A Read occurs during the overlap of a high CS and a high READ.  
 2. CS may be a permanent "1", or may be coincident with HOLD pulse.

5

SWITCHING CHARACTERISTICS

(2) WRITE mode

( $V_{DD} = 5V \pm 5\%$ ,  $T_a = 25^\circ C$ )

Parameter	Symbol	Condition	MIN	TYP	MAX	Unit
HOLD Set-up Time	$t_{HS}$	——	150	—	—	$\mu s$
HOLD Hold Time	$t_{HH}$	——	0	—	—	$\mu s$
HOLD Pulse Width	$t_{HW}$	——	—	—	990	ms
HOLD "L" Hold Time	$t_{HL}$	——	130	—	—	$\mu s$
ADDRESS Pulse Width	$t_{AW}$	——	1.7	—	—	$\mu s$
Data Pulse Width	$t_{DW}$	——	1.7	—	—	$\mu s$
DATA Set-up Time	$t_{DS}$	——	0.5	—	—	$\mu s$
DATA Hold Time	$t_{DH}$	——	0.2	—	—	$\mu s$
WRITE Pulse Width	$t_{WW}$	——	1.0	—	—	$\mu s$
CS Enable Delay Time	$t_{CS1}$	——	—	—	0.6	$\mu s$
CS Disoble Delay Time	$t_{CS2}$	——	—	—	0.6	$\mu s$





Figure 4 Write Cycle

- Notes: 1. A WRITE occurs during the overlap of a high CS, a high HOLD and a high WRITE.  
 2. CS may be permanent "1", or may be coincident with HOLD pulse.

**PIN DESCRIPTION**

Name	Pin No.	Description
VDD	1	Power supply pin. Application circuits for power supply are described in Figure 9.
WRITE	2	Data write pin. Data write cycle is described in Figure 4.
READ	3	Data read pin. Data read cycle is described in Figure 3.
A <sub>0</sub> ~ A <sub>3</sub>	4 ~ 7	Address input pins used to select internal counters for read/write operations. The address is specified by 4-bit binary code as shown in Table 1.
C S	8	Chip select pin which is required to interface with the external circuit. HOLD, WRITE, READ, ±30ADJ, TEST, D <sub>0</sub> ~ D <sub>3</sub> and A <sub>0</sub> ~ A <sub>3</sub> pins are activated if CS is set at H level, while all of these pins are disabled if CS is set at L level.
D <sub>0</sub> ~ D <sub>3</sub>	9 ~ 12	<p>Data input/output pins (bidirectional bus).                      As shown in Figure 5, external pull-up registers of 4.7 kΩ ~ 10 kΩ are required by the open-drain NMOS output. D<sub>3</sub> is the MSB, while D<sub>0</sub> is the LSB</p>  <p style="text-align: center;"><b>Figure 5</b></p>

**5**

Name	Pin No.	Description
GND <sub>v</sub>	13	Ground pin.
TEST	14	Test pin. Normally this pin should be left open or should be set at ground level. With CS at V <sub>DD</sub> , pulses to V <sub>DD</sub> on the TEST input will directly clock the S <sub>1</sub> , M <sub>10</sub> , W, D <sub>1</sub> and Y <sub>1</sub> counters, depending on which counter is addressed (W and D <sub>1</sub> are selected by D <sub>1</sub> address in this mode only). Roll-over to next counter is enabled in this mode.
±30ADJ	15	This pin is used to adjust the time within the extent of ± 30 seconds. If this pin is set at H level when the seconds digits are 0 ~ 29, the seconds digits are cleared to 0. If this pin is set at H level when the seconds digits are 30 ~ 59, the second digits will be cleared to 0 and the minutes digits will be increased by + 1. To enable this function, 31.25 ms or more width's pulse should be input to this pin.
XT	16	<p>Oscillator pin. 32.768 kHz crystal, capacitor and trimmer condenser for frequency adjustment connected to these pins. See Figure 6. As for oscillator frequency deviation, refer to Figure 1 and Figure 2.</p> <p>If an external clock is to be used for the MSM5832RS's oscillation source, the external clock is to be input to XT, and <math>\overline{XT}</math> should be left open.</p>
XT	17	
HOLD	18	Switching this input to V <sub>DD</sub> inhibits the internal 1 Hz clock to the S1 counter. After the specified HOLD set-up time (150 μs), all counters will be in a static state, thus allowing error-free read or write operations. So long as the HOLD pulse width is less than 990 ms, real time accuracy will be undisturbed. Pull-down to GND is provided by an internal resistor.




Figure 6



### REFERENCE SIGNAL OUTPUT PIN

Condition	Output	Reference Frequency	Pulse Width
HOLD = L	D <sub>0</sub> <sup>(1)</sup>	1024 Hz	duty 50%
READ = H	D <sub>1</sub>	1 Hz	122.1 μS
CS = H	D <sub>2</sub>	1/60 Hz	122.1 μS
A <sub>0</sub> ~ A <sub>3</sub> = H	D <sub>3</sub>	1/3600 Hz	122.1 μS

(1) 1024 Hz signal at D<sub>0</sub> not dependent on HOLD input level.

### APPLICATION EXAMPLE





Figure 7

5

APPLICATION CIRCUIT – POWER SUPPLY CIRCUIT

Open or ground unused pins (pins other than the XT, XT, D0–D3, and BUSY pins).



Note: Use the same diodes for D1 and D2 to reduce the level difference between +5V and V<sub>DD</sub> of the MSM5832RS.

5