

MSM82C88-2RS/GS/JS

BUS CONTROLLER


GENERAL DESCRIPTION

The MSM82C88-2 is a bus controller for the MSM80C86A-10 and the MSM80C88A-10 CPUs. Based on silicon gate CMOS technology, a low power 16-bit microprocessor system can be realized. The MSM82C88-2 generates commands control timing signals on reception of status signals from the CPU.

FEATURES


- Silicon gate CMOS technology for low power consumption
- 3 to 6 V wide voltage range and single power supply
- -40 to 85°C wide guaranteed operating temperature range
- Advanced write control output
- Three-state command output driver
- System bus mode & I/O bus mode
- 20-pin Plastic Skinny DIP (DIP20-P-300-S1): MSM82C88-2RS
- 20-pin Plastic QFJ (QFJ20-P-S350): MSM82C88-2JS
- 24-pin Plastic SOP (SOP24-P-430-K): MSM82C88-2GS-K

BLOCK DIAGRAM




PIN CONFIGURATION (TOP VIEW)


20 pin Plastic Skinny DIP



24 pin Plastic SOP



20 pin Plastic QFJ



Note: NC pin must not be connected.

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Rating		Unit
			MSM82C88-2RS/JS	MSM82C88-2GS	
Power Supply Voltage	V_{CC}	With Respect to GND	-0.5 to +7		V
Input Voltage	V_{IN}		-0.5 to $V_{CC}+0.5$		V
Output Voltage	V_{OUT}		-0.5 to $V_{CC}+0.5$		V
Storage Temperature	T_{STG}	—	-55 to +150		°C
Power Dissipation	P_D	$T_a = 25^{\circ}\text{C}$	0.7	0.7	W

OPERATING RANGES

Parameter	Symbol	Range	Unit
Power Supply Voltage	V_{CC}	4.5 to 5.5	V
Operating Temperature	T_{op}	-40 to 85	°C

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min.	Typ.	Max.	Unit
Power Supply Voltage	V_{CC}	4.5	5	5.5	V
Operating Temperature	T_{op}	-40	+25	+85	°C
"L" Input Voltage	V_{IL1}	-0.3	—	+0.8	V
"H" Input Voltage	V_{IH1}	3.0	—	$V_{CC}+0.3$	V
"L" Input Voltage	V_{IL2}	-0.3	—	+0.8	V
"H" Input Voltage	V_{IH2}	2.2	—	$V_{CC}+0.3$	V

Note: V_{IL1} and V_{IH1} are input voltages for CLK, $\overline{S_0}$, $\overline{S_1}$, and $\overline{S_2}$.
 V_{IL2} and V_{IH2} are input voltages for \overline{AEN} , \overline{CEN} , and IOB.

DC CHARACTERISTICS

(V_{CC} = 4.5 V to 5.5 V, T_a = -40°C to +85°C)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit	Remarks
"L" Output Voltage	V _{OL}	Command Output I _{OL} = 20 mA	—	—	0.5	V	—
		Control Output I _{OL} = 8 mA	—	—	0.45	V	—
"H" Output Voltage	V _{OH}	Command Output I _{OH} = -8 mA	3.7	—	—	V	—
		Control Output I _{OH} = -4 mA	3.7	—	—	V	—
Input Leak Current	I _{LI}	0 ≤ V _{IN} ≤ V _{CC}	-10	—	10	μA	Note 1
Output Leak Current	I _{LO}	0 ≤ V _{OUT} ≤ V _{CC}	-10	—	10	μA	—
Status Input Current	I _{LIS}	0 ≤ V _{IN} ≤ V _{CC}	-100	—	10	μA	Note 2
Operation Power Supply Current	I _{CCO}	C _L = 0 pF t _{CLCL} = 200 ns	—	—	10	mA	—
Standby Power Supply Current	I _{CCS}	Note 3	—	—	100	μA	—

- Notes: 1. This input leak current is the leak current on input pins except status inputs (\bar{S}_0 , \bar{S}_1 , and \bar{S}_2).
2. The status input leak current is the leak current at the status inputs (\bar{S}_0 , \bar{S}_1 , and \bar{S}_2).
3. The measuring conditions for the standby power supply current include the \bar{S}_0 , \bar{S}_1 , and \bar{S}_2 status inputs being at V_{CC} potential, and the other inputs being at V_{CC} or GND. All output pins are left open.

AC CHARACTERISTICS

Timing Conditions

(V_{CC} = 4.5 V to 5.5 V, T_a = -40°C to +85°C)

Parameter	Symbol	Min.	Max.	Unit
Clock Cycle	t _{CLCL}	125	—	ns
Clock Low Time	t _{CLCH}	66	—	ns
Clock High Time	t _{CHCL}	40	—	ns
Status Active Setup Time	t _{SVCH}	35	—	ns
Status Inactive Hold Time	t _{CHSV}	10	—	ns
Status Inactive Setup Time	t _{SHCL}	35	—	ns
Status Active Hold Time	t _{CLSH}	10	—	ns

Timing Response

Parameter	Symbol	Min.	Max.	Unit	Test Circuit	Remarks
Delay from CLK Leading Edge to DEN, $\overline{\text{PDEN}}$ Active	t_{CVNV}	5	45	ns	4	—
Delay from CLK Trailing Edge to DEN, $\overline{\text{PDEN}}$ Inactive	t_{CVNX}	5	45	ns	4	—
Delay from CLK Trailing to ALE Active	t_{CLLH}	—	25	ns	4	—
Delay from CLK Trailing Edge to MCE Active	t_{CLMCH}	—	25	ns	4	—
Delay from Status Input Falling Edge to ALE Active	t_{SVLH}	—	25	ns	4	—
Delay from Status Input Falling Edge to MCE Active	t_{SVMCH}	—	30	ns	4	—
Delay from CLK Leading Edge to ALE Inactive	t_{CHLL}	4	25	ns	4	—
Delay from CLK Trailing Edge to Command Output Active	t_{CLML}	5	35	ns	3	—
Delay from CLK Trailing Edge to Command Output Inactive	t_{CLMH}	5	45	ns	3	—
Delay from CLK Leading Edge to DT/R Active	t_{CHDTL}	—	50	ns	4	—
Delay from CLK Leading Edge to DT/R Inactive	t_{CHDTH}	—	30	ns	4	—
Delay from $\overline{\text{AEN}}$ Leading Edge to Command Enable	t_{AELCH}	—	40	ns	2	—
Delay from $\overline{\text{AEN}}$ Trailing Edge to Command Disable	t_{AEHCZ}	—	40	ns	1	—
Delay from $\overline{\text{AEN}}$ Leading Edge to Command Output Active	t_{AELCV}	100	250	ns	3	—
Delay from $\overline{\text{AEN}}$ to DEN	t_{AEVNV}	—	35	ns	4	—
Delay from CEN to DEN, $\overline{\text{PDEN}}$	t_{CEVNV}	—	35	ns	4	—
Delay from CEN to Command Output	t_{CELRH}	—	$t_{\text{CLML}} + 10$	ns	3	—
Output Rise Time	t_{OLOH}	—	15	ns	3,4	From 0.8 V to 2.2 V
Output Fall Time	t_{OHOL}	—	15	ns	3,4	From 0.8 V to 2.2 V


Note: AC timing measurements are made at 1.5 V for both logic "1" and "0".

Input rise and fall times are:

5±2 ns between 0.8 V and 2.2 V for $\overline{\text{AEN}}$, CEN and IOB.


8±2 ns between 0.8 V and 3.0 V for $\overline{\text{S}}_0$, $\overline{\text{S}}_1$, $\overline{\text{S}}_2$ and CLK.

Test Circuit




Test Circuit	V(V)	R(Ω)	C(PF)
1	1.5	187	50
2	1.5	187	150
3	2.29	91	150
4	2.13	220	80

TIMING DIAGRAM




- Notes:**
1. The ADDRESS/DATA bus signal is shown for reference purposes.
 2. The ALE and MCE leading edges are synchronized with the falling edge of CLK or status going active, whichever occurs last.
 3. All timing measurements are made at 1.5 V unless specified otherwise.

DEN, $\overline{\text{PDEN}}$ Timing



$\overline{\text{AEN}}$ Timing



Note: To control the command and control signal outputs, CEN must be switched to low level before T_2 .

PIN DESCRIPTION

Pin Symbol	Input/Output	Function
$\overline{S_0}, \overline{S_1}, \overline{S_2}$	Input	These pins are input pins for status signals ($\overline{S_0}$, $\overline{S_1}$, and $\overline{S_2}$), output from the CPU (MSM80C86A-10, 80C88A-10). The MSM82C88-2 generates commands and control signals after decoding these status signals. Since these pins are connected to an internal pull-up resistor, they are set to high level when the CPU status output is at high impedance.
CLK	Input	This pin is the input pin for clock signal output from the clock generator (MSM82C84A-2). The timing of all MSM82C88-2 output signals is controlled by this clock signal.
ALE	Output	Strobe signal for latching output address from the CPU to address latch. Address latching occurs on the trailing edge of ALE.
DEN	Output	Control signal for setting the data bus transceiver to data enable. The local bus or system bus transceiver is enabled when this signal is high. DEN is switched to low when the CEN input is low.
DT/ \overline{R}	Output	Control of the direction of data flow in the data bus transceiver. When the CPU is switched to write mode, this signal is high, and when switched to read mode, this signal is low.
\overline{AEN}	Input	Address enable signal. <ul style="list-style-type: none"> IOB = L (SYSTEM BUS MODE) When the \overline{AEN} input is switched to high level, all command outputs are switched to high impedance status. IOB = H (I/O BUS MODE) When the \overline{AEN} input is switched to high level, only the \overline{MRDC}, \overline{MWTC}, and \overline{AMWC} command outputs are switched to high impedance status. When \overline{AEN} is switched from high to low level, high impedance command outputs are not switched to active status (low level) for at least 90 ns, irrespective of the IOB input status.
CEN	Input	Command enable signal. All command outputs, DEN and \overline{PDEN} outputs are switched to inactive status when a low level input is applied to CEN. All commands outputs, DEN and \overline{PDEN} outputs are switched to active status when a high level input is applied to CEN.
IOB	Input	I/O bus mode signal. The MSM82C88-2 is switched to I/O bus mode when a high level input is applied to IOB, and to system bus mode when a low level input is applied.
\overline{IOWC}	3-state Output	This pin is active-low, and three-state output. This signal is for writing data into the I/O device.
\overline{AIOWC}	3-state Output	This pin is active-low and three-state output. Although this signal is also used for writing into I/O devices like the I/O write command (\overline{IOWC}), it is made active one clock earlier than \overline{IOWC} .
\overline{IORC}	3-state Output	This pin is active-low, and three-state output. This signal is for reading data into the I/O device.
\overline{MWTC}	3-state Output	This pin is active-low, and three-state output. This signal is for writing data into memory.
\overline{AMWC}	3-state Output	This pin is active-low and three-state output. Although this signal is also used for writing into memory like the memory write command (\overline{MWTC}), it is made active one cycle earlier than \overline{MWTC} .
\overline{MRDC}	3-state Output	This pin is active-low, and three-state output. This signal is for reading data from memory.
\overline{INTA}	3-state Output	This pin is active-low and three-state output. This signal informs the interrupt controller that the interrupt has been accepted, and then requests output of a vector address onto the data bus.
MCE/ \overline{PDEN}	Output	This pin has two functions. MCE (IOB = Low) masters cascade enable function. This is an active-high signal and is used to enable a slave PIC (priority interrupt controller) to read the cascade address output on the data bus by the master PIC during an interrupt sequence. \overline{PDEN} (IOB = High) peripheral data enable function. This is an active-low signal and is used to enable the data bus transceiver on the I/O bus.

FUNCTION

Command Logic

The command output is decided by decoding status signals ($\overline{S}_0, \overline{S}_1, \overline{S}_2$) output from the CPU. These status signals have the following meanings.

\overline{S}_2	\overline{S}_1	\overline{S}_0	CPU status	Command Output
0	0	0	Interrupt acknowledge	\overline{INTA}
0	0	1	I/O read	\overline{IORC}
0	1	0	I/O write	$\overline{IOWC}, \overline{AIOWC}$
0	1	1	Halt	—
1	0	0	Instruction fetch	\overline{MRDC}
1	0	1	Memory read	\overline{MRDC}
1	1	0	Memory write	$\overline{MWTC}, \overline{AMWC}$
1	1	1	Passive	—

I/O Bus Mode (IOB = High)

When an I/O access status signal is received from the CPU in I/O bus mode, one of the I/O commands ($\overline{IORC}, \overline{IOWC}, \overline{AIOWC}, \overline{INTA}$) corresponding to the status signal becomes active irrespective of the \overline{AEN} status. At the same time, the \overline{PDEN} and $\overline{DT/\overline{R}}$ outputs which control the data bus transceiver are generated.

As in system bus mode, the memory commands ($\overline{MRDC}, \overline{MWTC}$, and \overline{AMWC}) are not switched to low level for at least 90 ns after \overline{AEN} is switched to low level.

System Bus Mode (IOB = Low)

When the bus is usable, the MSM82C88-2 is enabled by the \overline{AEN} signal from the bus arbiter. Consequently, no command output becomes active unless the \overline{AEN} signal becomes low. Also note that there is a delay of at least 90 ns before any command output becomes active after the \overline{AEN} signal is switched to low level.

System bus mode is used when more than one CPU is connected to a single bus, and bus I/O, memory, etc. are used in common.

Command Outputs

The advanced write commands ($\overline{\text{AIOWC}}$ and $\overline{\text{AMWC}}$) become active one cycle earlier than normal write commands ($\overline{\text{IOWC}}$ and $\overline{\text{MWTC}}$). This prevents the CPU from being switched to an additional period of wait status.

$\overline{\text{INTA}}$ (interrupt acknowledge) is output during the interrupt acknowledge cycle in the same way as $\overline{\text{MRDC}}$ in the read cycle. The purpose of this signal is to inform the device which has requested the interrupt that the interrupt has been accepted, and requests a vector address output on the data bus.

$\overline{\text{MRDC}}$	- Memory read command
$\overline{\text{MWTC}}$	- Memory write command
$\overline{\text{IORC}}$	- I/O read command
$\overline{\text{IOWC}}$	- I/O write command
$\overline{\text{AMWC}}$	- Advanced memory write command
$\overline{\text{AIOWC}}$	- Advanced I/O write command
$\overline{\text{INTA}}$	- Interrupt acknowledge

Control Output

The control output signals are DEN (Data Enable), $\text{DT}/\overline{\text{R}}$ (Transmit/Receive), and $\text{MCE}/\overline{\text{PDEN}}$ (Master Cascade Enable/Peripheral Data Enable).

The DEN signal enables the local bus or system bus, when it is high.

The $\text{DT}/\overline{\text{R}}$ signal determines the direction of the data on the local bus or system bus.

The function of the $\text{MCE}/\overline{\text{PDEN}}$ pin is switched according to IOB. The $\overline{\text{PDEN}}$ function is selected in I/O bus mode (IOB = high) to provide the I/O or peripheral/system bus data enable signal. When the MCE function is selected in system bus mode (IOB = low), the MCE signal is active (high) level at an interrupt acknowledge status.

The MCE signal is used when a master and slave interrupt controller exists in the system.

ALE (Address Latch Enable)

ALE is generated in each machine cycle to latch the current address to the address latch.

CEN (Command Enable)

This signal is used to enable command outputs. All command outputs become inactive if a low level input is applied to the CEN pin.

NOTES ON USE

The MSM82C88-2 cannot be used if the MSM80C86A-10 or MSM80C88A-10 is used within the range of $8 \text{ MHz} < \text{operating frequency} \leq 10 \text{ MHz}$.