OKI Semiconductor

MSM7533H/7533V/7534

2ch Single Rail CODEC

GENERAL DESCRIPTION

The MSM7533 and MSM7534 are two-channel CODEC CMOS ICs for voice signals ranging from 300 to 3400 Hz. These devices contain filters for A/D and D/A conversion.

Designed especially for a single-power supply and low-power applications, these devices contain two-channel AD/DA converters in a single chip and achieve a reduced footprint and a reduced number of external components.

The MSM7533 and MSM7534 are best suited for an analog interface to an echo canceller DSP used in digital telephone terminals, digital PABXs, and hands free terminals.

FEATURES

- Single power supply: +5 V
- Power consumption

• ITU-T Companding law

MSM7533H: μ-law MSM7534: A-law

MSM7533V: μ /A-law pin selectable

- Built-in PLL eliminates a master clock
- The PCM interface can be switched between 2 channel serial/parallel
- Transmission clock: 64/128/256/512/1024/2048 kHz

96/192/384/768/1536/1544/200 kHz

(During 2 channel serial mode, the 64 and 96 kHz clocks are disabled)

- Adjustable transmit gain
- Built-in reference voltage supply
- Analog output can directly drive a 600 Ω line transformer
- Package options:

20-pin plastic skinny DIP (DIP20-P-300-2.54-S1) (Product name: MSM7533HRS)

(Product name : MSM7533VRS) (Product name : MSM7534RS)


This version: Aug. 1998

Previous version: Nov. 1996


24-pin plastic SOP (SOP24-P-430-1.27-K) (Product name : MSM7533HGS-K)

(Product name : MSM7533VGS-K) (Product name : MSM7534GS-K)

BLOCK DIAGRAM



PIN CONFIGURATION (TOP VIEW)



20-Pin Plastic Skinny DIP

^{*} The ALAW pin is only applied to the MSM7533VRS/MSM7533VGS-K.

PIN AND FUNCTIONAL DESCRIPTIONS


AIN1, AIN2, GSX1, GSX2

AIN1 and AIN2 are the transmit analog inputs for channels 1 and 2.

GSX1 and GSX2 are the transmit level adjustments for channels 1 and 2.

AIN1 and AIN2 are inverting inputs for the op-amp; GSX1 and GSX2 are connected to the output of the op-amp and are used to adjust the level, as shown below.

When not using AIN1 and AIN2, connect AIN1 to GSX1 and AIN2 to GSX2. During power saving and power down mode, the GSX1 and GSX2 outputs are at AG voltage.



AOUT1, AOUT2

AOUT1 is the receive analog output for channel 1 and AOUT2 is used for channel 2.

The output signal has an amplitude of 3.4 V_{PP} above and below the signal ground voltage (SG). When the digital signal of +3 dBmO is input to DIN1 and DIN2, it can drive a load of 600 Ω or more.

During power saving or power down mode, these outputs are at the voltage level of SG with a high impedance.

V_{DD}

Power supply for +5 V.

A power supply for an analog circuit of the system which the device is applied should be used. A bypass capacitor of $0.1\,\mu\text{F}$ to $1\,\mu\text{F}$ with excellent high frequency characteristics and a capacitor of $10\,\mu\text{F}$ to $20\,\mu\text{F}$ should be connected between this pin and the AG pin if needed.

DIN₁

DIN1 is the PCM signal input for channel 1, when the parallel mode is selected.

A serial PCM signal input to this pin is converted to an analog signal in synchronization with the RSYNC signal and BCLK signal.

The analog signal is output from the AOUT1 pin.

The data rate of the PCM signal is equal to the frequency of BCLK signal.

The PCM signal is shifted at a falling edge of the BCLK signal and latched into the internal register when shifted by eight bits.

The start of the PCM data (MSD) is identified at the rising edge of RSYNC.

When the serial mode is selected, this pin is not used and should be connected to GND (0 V).

DIN₂

DIN2 is the PCM signal input for channel 2, when the parallel mode is selected.

A serial PCM signal input to this pin is converted to an analog signal in synchronization with the RSYNC signal and BCLK signal.

The analog signal is output from the AOUT2 pin.

The data rate of the PCM signal is equal to the frequency of BCLK signal.

The PCM signal is shifted at a falling edge of the BCLK signal and latched into the internal register when shifted by eight bits.

The start of the PCM data (MSD) is identified at the rising edge of RSYNC.

When the serial mode is selected, this pin is used for the 2ch multiplexed PCM signal input.

BCLK

Shift clock signal input for the DIN1, DIN2, DOUT1, and DOUT2 signals.

The frequency, equal to the data rate, is 64, 96, 128, 192, 256, 384, 512, 768, 1024, 1536, 1544, 2048, or 200 kHz. Setting this signal to logic "1" or "0" drives both transmit and receive circuits to the power saving state.

RSYNC

Receive synchronizing signal input.

The eight bits PCM data required are selected from serial PCM signals on the DIN1 and DIN2 pins by the receive synchronizing signal.

Signals in the receive section are synchronized by this synchronizing signal. This signal must be synchronized in phase with the BCLK (generated from the same clock source as BCLK). The frequency should be $8~\rm kHz~\pm50~ppm$ to guarantee the AC characteristics which are mainly the frequency characteristic of the receive section.

However, if the frequency characteristic of the system used is not strictly specified, this device can operate in the range of 6 kHz to 9 kHz, but the electrical characteristics in this specifications are not guaranteed.

XSYNC

Transmit synchronizing signal input.

The PCM output signal from the DOUT1 and DOUT2 pins is output in synchronization with this transmit synchronizing signal. This synchronizing signal triggers the PLL and synchronizes all timing signals of the transmit section.

This synchronizing signal must be synchronized in phase with BCLK.

The frequency should be 8 kHz ±50 ppm to guarantee the AC characteristics which are mainly the frequency characteristic of the transmit section.

However, if the frequency characteristic of the system used is not strictly specified, this device can operate in the range of 6 kHz to 9 kHz, but the electrical characteristics in this specification are not guaranteed.

Setting this signal to logic "1" or "0" drives both transmit and receive circuits to power saving state.

DOUT1

PCM signal output of channel 1 when the parallel mode is selected.

The PCM output signal is output from MSD in a sequential order, synchronizing with the rising edge of the BCLK signal.

MSD may be output at the rising edge of the XSYNC signal, based on the timing between BCLK and XSYNC.

This pin is in a high impedance state except during 8-bit PCM output. It is also in a high impedance sate during power saving or power down mode.

When the serial mode is selected, this pin is for the output of serial multiplexed 2ch PCM signal. A pull-up resistor must be connected to this pin because it is an open drain output.

This device is compatible with the ITU-T recommendation on coding law and output coding format.

The MSM7534(A-law) outputs the character signal, inverting the even bits.

l	PCMIN/PCMOUT								
Input/Output Level	MSM7533H (μ-law)	MSM7534 (A-law)							
	MSD	MSD							
+Full scale	1 0 0 0 0 0 0 0	1 0 1 0 1 0 1 0							
+0	1 1 1 1 1 1 1 1	1 1 0 1 0 1 0 1							
-0	0 1 1 1 1 1 1 1	0 1 0 1 0 1 0 1							
–Full scale	0 0 0 0 0 0 0 0	0 0 1 0 1 0 1 0							

DOUT2

PCM signal outputs for channel 2 when the parallel mode is selected.

The PCM output signal is output from MSD in a sequential order, synchronizing with the rising edge of the BCLK signal.

MSD may be output at the rising edge of the XSYNC signal, based on the timing between BCLK and XSYNC.

This pin is in a high impedance state except during 8-bit PCM output. It is also in a high impedance state during power saving or power down modes.

When the serial mode is selected, this pin is left open.

A pull-up resistor must be connected to this pin because it is an open drain output.

This device is compatible with the ITU-T recommendation on coding law and output coding format.

The MSM7534(A-law) outputs the character signal, inverting the even bits.

CHPS

Control signal input for the mode selection of PCM input and output.

When this signal is at a logic "1" level, the PCM input and output are in the parallel mode. The PCM data of CH1 and CH2 is input to DIN1 and DIN2, and output from DOUT1 and DOUT2 with the same timing.

When this signal is at a logic "0" level, the PCM input and output is in the serial mode. The PCM data of CH1 and CH2 is input to DIN2 and output from DOUT1 as time division multiplexed data.

The parallel mode is conveniently applied to the digital interface to the echo canceller (MSM7520), and the serial mode is applied to the digital interface to PCM multiplexer's for PABXs.

PDN

Power down control signal.

When PDN is at a logic "0" level, both transmit and receive circuits are in a power down state.

AG

Analog signal ground.

DG

Ground for the digital signal circuits.

This ground is separate from the analog signal ground. The DG pin must be connected to the AG pin on the printed circuit board to make a common analog ground.

SGC

Used to generate the signal ground voltage level by connecting a bypass capacitor. Connect a $0.1\,\mu\text{F}$ capacitor with excellent high frequency characteristics between the AG pin and the SGC pin.

ALAW

Control signal input of the companding law selection.

Provides only for the MSM7533VRS/MSM7533VGS-K. The CODEC will operate in the μ -law when this pin is at a logic "0" level and the CODEC will operate in the A-law when this pin is at a logic "1" level. The CODEC operates in the μ -law if the pin is left open, since this pin is internally pulled down.

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Rating	Unit
Power Supply Voltage	V_{DD}	_	0 to 7	V
Analog Input Voltage	V _{AIN}	_	-0.3 to V _{DD} + 0.3	V
Digital Input Voltage	V _{DIN}	_	-0.3 to V _{DD} + 0.3	V
Storage Temperature	T _{STG}	_	-55 to +150	°C

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Power Supply Voltage	V _{DD}	Voltage must be fixed	4.75	5.0	5.25	V
Operating Temperature	Ta	_	-30	+25	+85	°C
Analog Input Voltage	V _{AIN}	Gain = 1	_	_	3.4	V_{PP}
Digital Input High Voltage	V _{IH}	XSYNC, RSYNC, BCLK,	2.2	_	V _{DD}	V
Digital Input Low Voltage	V _{IL}	DIN1, DIN2, PDN, CHPS	0	_	0.8	V
Clock Frequency	Fc	BCLK = (eliminates 64, 96 kHz, when 2ch serial mode)	64, 128, 2 2048, 96, 1536, 154	kHz		
Sync Pulse Frequency	F _S	XSYNC, RSYNC	6.0	8.0	9.0	kHz
Clock Duty Ratio	D _C	BCLK	40	50	60	%
Digital Input Rise Time	t _{lr}	XSYNC, RSYNC, BCLK, DIN1,	_		50	ns
Digital Input Fall Time	t _{lf}	DIN2, PDN, CHPS	_	_	50	ns
Transmit Sync Pulse Setting Time	t _{XS}	BCLK→XSYNC, See Timing Diagram	100	_	_	ns
Transmit Sync Pulse Setting Time	t _{SX}	XSYNC→BCLK, See Timing Diagram	100	_	_	ns
Receive Sync Pulse Setting Time	t _{RS}	BCLK→RSYNC, See Timing Diagram	100			ns
Neceive Sylic Fulse Setting Time	t _{SR}	RSYNC→BCLK, See Timing Diagram	100		_	ns
Sync Pulse Width	tws	XSYNC, RSYNC	1 BCLK	_	100	μS
DIN Set-up Time	t _{DS}	DIN1, DIN2	100	_	_	ns
DIN Hold Time	t _{DH}	DIN1, DIN2	100	_	_	ns
Digital Output Load	R _{DL}	Pull-up resistor, DOUT1, DOUT2	0.5	_	_	kΩ
Digital Output Load	C _{DL}	DOUT1, DOUT2	_	_	100	pF
Analog Innut Allowable DC Offset	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Transmit gain stage, Gain = 1	V _{DD} /2-100	_	V _{DD} /2+100	mV
Analog Input Allowable DC Offset	V _{off}	Transmit gain stage, Gain = 10	V _{DD} /2-10	_	V _{DD} /2+10	mV
Allowable Jitter Width	_	XSYNC, RSYNC	_		500	ns

ELECTRICAL CHARACTERISTICS

DC and Digital Interface Characteristics

 $(V_{DD} = +5 \text{ V } \pm 5\%, \text{ Ta} = -30^{\circ}\text{C to } +85^{\circ}\text{C})$

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Power Supply Current	I _{DD1}	Operating mode, No signal	_	7.0	14.0	mA
	I _{DD2}	Power-save mode, PDN = 1, XSYNC or BCLK OFF	_	1.3	3.0	mA
	I _{DD3}	Power-down mode, PDN = 0	_	0.01	0.05	mA
Input High Voltage	V _{IH}	_	2.2	_	V_{DD}	V
Input Low Voltage	V _{IL}	_	0.0	_	0.8	V
High Level Input Leakage Current	I _{IH}	_	_	_	2.0	μА
Low Level Input Leakage Current	I _{IL}	_	_	_	0.5	μА
Digital Output Low Voltage	V _{OL}	Pull-up resistance $> 500 \Omega$	0.0	0.2	0.4	V
Digital Output Leakage Current	l ₀	_	_	_	10	μА
Input Capacitance	C _{IN}	_	_	5	_	pF

Transmit Analog Interface Characteristics

 $(V_{DD} = +5 \text{ V } \pm 5\%, \text{ Ta} = -30^{\circ}\text{C to } +85^{\circ}\text{C})$

Parameter	Symbol	Cond	Min.	Тур.	Max.	Unit	
Input Resistance	R _{INX}	AIN1, AIN2		10	_	_	MΩ
Output Load Resistance	R _{LGX}	GSX1, GSX2		20	_	_	kΩ
Output Load Capacitance	C _{LGX}	with respect to	SG	_	_	30	pF
Output Amplitude	V _{OGX}			-1.7	_	+1.7	V
Offset Voltage	Vosgx		Gain = 1	-20	_	+20	mV

Receive Analog Interface Characteristics

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Output Load Resistance	D	AOUT1, AOUT2 (each) with	0.6			kΩ
	R _{LAO}	respect to SG	0.6	_	_	K22
Output Load Capacitance	C _{LAO}	AOUT1, AOUT2	_	_	50	pF
Output Amplitude	V _{OAO}	AOUT1, AOUT2, $R_L = 0.6 \text{ k}\Omega$,	4.7	_	+1.7	V
		with respect to SG	–1 .7			
Offset Voltage	.,	AOUT1, AOUT2	100	_	+100	\/
	V _{OSAO}	with respect to SG	- 100			mV

AC Characteristics

-						/ ±0 /0, 1α =		
Parameter	Symbol	Freq. (Hz)	Level (dBm0)	Condition	Min.	Тур.	Max.	Unit
	Loss T1	60			20	26	_	dB
	Loss T2	300			-0.15	+0.07	+0.20	dB
Transmit Frequency Response	Loss T3	1020	0			Reference		dB
Transmit Frequency nesponse	Loss T4	2020			-0.15	-0.04	+0.20	dB
	Loss T5	3000			-0.15	+0.06	+0.20	dB
	Loss T6	3400			0	0.4	0.80	dB
	Loss R1	300			-0.15	-0.03	+0.20	dB
	Loss R2	1020				Reference		dB
Receive Frequency Response	Loss R3	2020	0		-0.15	-0.02	+0.20	dB
	Loss R4	3000			-0.15	+0.15	+0.20	dB
	Loss R5	3400			0.0	0.45	0.80	dB
	SD T1		3		35	43	_	
	SD T2		0	*1	35	41	_	dB
Transmit Signal to Distortion Ratio	SD T3	1020	-30		35	38		
	SD T4		-40		29	31.5	_	
	SD T5		-45		24	27	_	
	SD R1		3		36	43	_	
	SD R2		0	*1	36	41	_	dB
Receive Signal to Distortion Ratio	SD R3	1020	-30		36	40	_	
	SD R4		-40		30	33.5	_	
	SD R5		-45		25	30	_	
	GT T1		3		-0.3	+0.01	+0.3	
	GT T2		-10			Reference		1
Transmit Gain Tracking	GT T3	1020	-40		-0.3	-0.09	+0.3	dB
	GT T4		-50	-0.5	-0.09	+0.5	1	
	GT T5		-55		-1.2	-0.1	+1.2	
	GT R1		3		-0.3	0	+0.3	
	GT R2		-10			Reference		1
Receive Gain Tracking	GT R3	1020	-40		-0.3	+0.09	+0.3	dB
	GT R4		-50		-0.5	+0.2	+0.5	
	GT R5		-55		-1.2	+0.23	+1.2	

^{*1} Psophometric filter is used

AC Characteristics (Continued)

-				, ì		2070, 14		
Parameter	Symbol	Freq. (Hz)	Level (dBm0)	Condition	Min.	Тур.	Max.	Unit
Idle Channel Noise	Nidla T			AIN = SG		-73.5	-70	
	Nidle T	_	_	*1*2	_	-71.5	-68	dBm0p
	Nidle R	_	_	*1 *3	_	-78	- 75	
Absolute Level (Initial Difference)	AV T			$V_{DD} = 5.0 \text{ V}$ $Ta = 25^{\circ}\text{C}$	0.821	0.850	0.880	Vrms
Absolute Level (Illitial billereliee)	AV R			*4	0.821	0.850	0.880	VIIIIS
Absolute Level	AV Tt	1020	0	V _{DD} = 5 V ± 5%	-0.2	_	+0.2	dB
(Deviation of Temperature and Power)	AV Rt			Ta = -30 to 85°C *4	-0.2	_	+0.2	dB
Absolute Delay	Td	1020	0	A to A BCLK = 64 kHz	_	_	0.6	ms
	t _{gd} T1	500		*5	_	0.19	0.75	
	t _{gd} T2	600			_	0.11	0.35	
Transmit Group Delay	t _{gd} T3	1000	0		_	0.02	0.125	ms
	t _{gd} T4	2600			_	0.05	0.125	
	t _{gd} T5	2800			_	0.07	0.75	
	t _{gd} R1	500		*5	_	0.00	0.75	
	t _{gd} R2	600			_	0.00	0.35	
Receive Group Delay	t _{gd} R3	1000	0		_	0.00	0.125	ms
	t _{gd} R4	2600			_	0.09	0.125	
	t _{gd} R5	2800			_	0.12	0.75	
	CR T			$TRANS \to RECV$	75	80	_	
Crosstalk Attenuation	CR R	1020	0	$RECV \to TRANS$	70	76	_	dB
	CR CH			CH to CH	73	78	_	

^{*1} Psophometric filter is used

^{*2} Upper is specified for the μ -law, lower for the A-law

^{*3} Input "0" code to PCMIN

^{*4} AVT is defined between GSX and DOUT and AVR between DIN and AOUT

^{*5} Minimum value of the group delay distortion


AC Characteristics (Continued)

				, i				
Parameter	Symbol	Freq. (Hz)	Level (dBm0)	Condition	Min.	Тур.	Max.	Unit
Discrimination	DIS	4.6 kHz to	0	0 to	30	32		dB
Discrimination	פוט	72 kHz	0	4000 Hz	30	32		uь
Out of hand Churique	S	300 to	0	4.6 kHz to		-37.5	-35	dBmO
Out-of-band Spurious	3	3400	U	100 kHz		-37.5		UDIIIU
	IMD	fa = 470	_4	2fa – fd		-52	-35	dBm0
Intermodulation Distortion	טואוו	fd = 320						
Power Cupply Noise Paigetian Patie	PSR T	0 to	0 to 50 V			20		ЧD
Power Supply Noise Rejection Ratio	PSR R	50 kHz	50 mV _{PP}			30		dB
	t _{SD}				20	_	200	
Digital Output Delay Time	t _{XD1}	0 100.	ъг. 110T	_, [20	_	200	
	t _{XD2}	$C_L = 100 \text{ pF} + 1 \text{ LSTTL}$			20	_	200	ns
	t _{XD3}				20	_	200	

^{*6} The measurement under idle channel noise

TIMING DIAGRAM

Transmit Timing



Receive Timing




Figure. 1 Timing Diagram in the Parallel Mode (CHPS = 1)






Figure. 2 Timing Diagram in the Serial Mode (CHPS = 0)

APPLICATION CIRCUIT

Example of Basic Connection (PCM Serial Mode Operation)



Example of Interface to the Echo Canceller MSM7520




RECOMMENDATIONS FOR ACTUAL DESIGN


- To assure proper electrical characteristics, use bypass capacitors with excellent high frequency characteristics for the power supply and keep them as close as possible to the device pins.
- Connect the AG pin and the DG pin each other as close as possible. Connect to the system ground with low impedance.
- Mount the device directly on the board when mounted on PCBs. Do not use IC sockets. If an IC socket is unavoidable, use the short lead type socket.
- When mounted on a frame, use electro-magnetic shielding, if any electro-magnetic wave source such as power supply transformers surround the device.
- Keep the voltage on the V_{DD} pin not lower than –0.3 V even instantaneously to avoid latchup phenomenon when turning the power on.
- Use a low noise (particularly, low level type of high frequency spike noise or pulse noise) power supply to avoid erroneous operation and the degradation of the characteristics of these devices.

PACKAGE DIMENSIONS

(Unit: mm)



(Unit: mm)



Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).