# **OKI** Semiconductor

# MSM7508B/7509B

Single Rail CODEC

#### GENERAL DESCRIPTION

The MSM7508B and MSM7509B are single-channel CODEC CMOS ICs for voice signals ranging from 300 to 3400 Hz. These devices contain filters for A/D and D/A conversion.

Designed especially for a single-power supply and low-power applications, these devices are optimized for telephone terminals in ISDN and digital wireless systems.

The MSM7508B/MSM7509B are the transmission-clocks extended versions of the MSM7508/MSM7509. It is recommended to use the MSM7508/MSM7509 for the transmission clocks of 64, 128, 256kHz.

### **FEATURES**

• Single power supply: +5 V ±5%

Low power consumption

Operating mode: 17.5 mW Typ. 37 mW Max. Power down mode: 1.5 mW Typ. 3 mW Max.

• ITU-T Companding law

MSM7508B: μ-law MSM7509B: A-law

• Built-in PLL eliminates a master clock

• Transmission clock: 64/128/256/512/1024/2048 kHz

96/192/384/768/1536/1544/200 kHz

Adjustable transmit gain

Built-in reference voltage supply

Package options:

16-pin plastic DIP (DIP16-P-300-2.54-W1) (Product name: MSM7508BRS)

(Product name: MSM7509BRS)

24-pin plastic SOP (SOP24-P-430-1.27-K) (Product name: MSM7508BGS-K)

(Product name: MSM7509BGS-K)

This version: Aug. 1998


Previous version: Nov. 1996

28-pin plastic QFJ (PLCC) (QFJ28-P-S450-1.27) (Product name: MSM7508BJS)


(Product name: MSM7509BJS)

Note: The product names are indicated in PIN CONFIGURATION.

# **BLOCK DIAGRAM**




# **PIN CONFIGURATION (TOP VIEW)**




NC : No connect pin

16-Pin Plastic DIP



NC : No connect pin **24-Pin Plastic SOP** 




NC : No connect pin **28-Pin Plastic QFJ (PLCC)** 


#### PIN AND FUNCTIONAL DESCRIPTIONS

#### AIN+, AIN-, GSX

Transmit analog input and transmit level adjustment.

AIN+ is a non-inverting input to the op-amp; AIN- is an inverting input to the op-amp; GSX is connected to the output of the op-amp and is used to adjust the level, as shown below. When not using AIN- and AIN+, connect AIN- to GSX and AIN+ to SG. During power saving and power down modes, the GSX output is in a high impedance state.





#### AG

Analog signal ground.

#### **AOUT**

Analog output.

The output signal amplitude is a maximum of  $2.4\,V_{PP}$  above and below the signal ground voltage level ( $V_{DD}/2$ ).

The output load resistance is a minimum of 20 k $\Omega$ .

During power saving or power down mode, the output of AOUT is at the voltage level of signal ground.

#### $V_{DD}$

Power supply for +5 V.

#### **PCMIN**

PCM signal input.

A serial PCM signal input to this pin is converted to an analog signal in synchronization with the RSYNC signal and BCLOCK signal.

The data rate of the PCM signal is equal to the frequency of the BCLOCK signal.

The PCM signal is shifted at a falling edge of the BCLOCK signal and latched into the internal register when shifted by eight bits.

The start of the PCM data (MSD) is identified at the rising edge of RSYNC.

#### **BCLOCK**

Shift clock signal input for the PCMIN and PCMOUT signal.

The frequency, equal to the data rate, is 64, 96, 128, 192, 256, 384, 512, 768, 1024, 1536, 1544, or 2048 kHz. Setting this signal to logic "1" or "0" drives both transmit and receive circuits to the power saving state.

#### **RSYNC**

Receive synchronizing signal input.

Eight required bits are selected from serial PCM signals on the PCMIN pin by the receive synchronizing signal.

Signals in the receive section are synchronized by this synchronizing signal. This signal must be synchronized in phase with the BCLOCK. The frequency should be 8 kHz ±50 ppm to guarantee the AC characteristics which are mainly frequency characteristics of the receive section.

However, if the frequency characteristic of an applied system is not specified exactly, this device can operate in the range of 8 to 10 kHz, but the electrical characteristics in this specification are not guaranteed. Setting this signal to logic "1" or "0" drives both transmit and receive circuits to the power saving state.

#### **XSYNC**

Transmit synchronizing signal input.

The PCM output signal from the PCMOUT pin is output in synchronization with this transmit synchronizing signal. This synchronizing signal triggers the PLL and synchronizes all timing signals of the transmit section.

This synchronizing signal must be synchronized in phase with BCLOCK.

The frequency should be 8 kHz ±50 ppm to guarantee the AC characteristics which are mainly frequency characteristics of the transmit section.

However, if the frequency characteristic of an applied system is not specified exactly, this device can operate in the range of 8 to 10 kHz, but the electrical characteristics in this specification are not guaranteed.

Setting this signal to logic "1" or "0" drives both transmit and receive circuits to the power saving state

#### DG

Ground for the digital signal circuits.

This ground is separate from the analog signal ground. The DG pin must be connected to the AG pin on the printed circuit board to make a common analog ground.

#### **PDN**

Power down control signal.

A logic "0" level drives both transmit and receive circuits to a power down state.

#### **PCMOUT**

PCM signal output.

The PCM output signal is output from MSD in a sequential order, synchronizing with the rising edge of the BCLOCK signal.

MSD may be output at the rising edge of the XSYNC signal, based on the timing between BCLOCK and XSYNC.

This pin is in a high impedance state except during 8-bit PCM output. It is also in a high impedance state during power saving or power down modes.

A pull-up resistor must be connected to this pin because its output is configured as an open drain. This device is compatible with the ITU-T recommendation on coding law and output coding format.

The MSM7509B (A-law) outputs the character signal, inverting the even bits.

Innut/Outnut Lavel	PCMIN/PCMOUT								
Input/Output Level	MSM7508B (μ-law)	MSM7509B (A-law)							
	MSD	MSD							
+Full scale	1 0 0 0 0 0 0 0	1 0 1 0 1 0 1 0							
+0	1 1 1 1 1 1 1 1	1 1 0 1 0 1 0 1							
-0	0 1 1 1 1 1 1 1	0 1 0 1 0 1 0 1							
–Full scale	0 0 0 0 0 0 0 0	0 0 1 0 1 0 1 0							

#### SG

Signal ground voltage output.

The output voltage is 1/2 of the power supply voltage.

The output drive current capability is  $\pm 300 \,\mu\text{A}$ .

This pin provides the SG level for CODEC peripherals.

This output voltage level is undefined during power saving or power down modes.

#### SGC

Used to generate the signal ground voltage level by connecting a bypass capacitor.

Connect a  $0.1\,\mu\text{F}$  capacitor with excellent high frequency characteristics between the AG pin and the SGC pin.

# **ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Condition	Rating	Unit
Power Supply Voltage	V <sub>DD</sub>	_	0 to 7	V
Analog Input Voltage	V <sub>AIN</sub>	_	$-0.3$ to $V_{DD} + 0.3$	V
Digital Input Voltage	V <sub>DIN</sub>	_	$-0.3$ to $V_{DD} + 0.3$	V
Storage Temperature	T <sub>STG</sub>	_	−55 to +150	°C

# RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Power Supply Voltage	V <sub>DD</sub>	Voltage must be fixed	4.75	5.0	5.25	V
Operating Temperature	Ta	_	-10	+25	+70	°C
Analog Input Voltage	V <sub>AIN</sub>	Connect AIN- and GSX	_	_	2.4	$V_{PP}$
Input High Voltage	V <sub>IH</sub>	XSYNC, RSYNC, BCLOCK,	2.2	_	V <sub>DD</sub>	V
Input Low Voltage	V <sub>IL</sub>	PCMIN, PDN	0	_	0.8	V
			64, 128, 2	256, 512, 1	024,	
Clock Frequency	F <sub>C</sub>	BCLOCK	2048, 96,	192, 384,	768,	kHz
			1536, 154			
Sync Pulse Frequency	F <sub>S</sub>	XSYNC, RSYNC	7.0	8.0	10.0	kHz
Clock Duty Ratio	D <sub>C</sub>	BCLOCK	40	50	60	%
Digital Input Rise Time	t <sub>lr</sub>	XSYNC, RSYNC, BCLOCK,	_		50	ns
Digital Input Fall Time	t <sub>lf</sub>	PCMIN, PDN	_	_	50	ns
Transmit Sync Pulse Setting Time	t <sub>XS</sub>	BCLOCK→XSYNC, See Timing Diagram	100	_	_	ns
Transmit Sync Fulse Setting Time	t <sub>SX</sub>	XSYNC→BCLOCK, See Timing Diagram	100	_	_	ns
Receive Sync Pulse Setting Time	t <sub>RS</sub>	BCLOCK→RSYNC, See Timing Diagram	100	_	_	ns
neceive Sylic Fulse Setting Time	t <sub>SR</sub>	RSYNC→BCLOCK, See Timing Diagram	100	_	_	ns
Sync Pulse Width	tws	XSYNC, RSYNC	1 BCLK	_	100	μs
PCMIN Set-up Time	t <sub>DS</sub>		100	_	_	ns
PCMIN Hold Time	t <sub>DH</sub>		100	_	_	ns
	D.,	AOUT	20			kΩ
Analog Output Load	R <sub>AL</sub>	GSX	20			kΩ
	C <sub>AL</sub>	AOUT, GSX	_	_	100	pF
Digital Output Load	R <sub>DL</sub>	Pull-up resistor	0.5	_	_	kΩ
Digital Output Load	C <sub>DL</sub>				100	pF
Analog Input Allowable DC Offset	V	Transmit gain stage, Gain = 1	-100		+100	mV
Analog Input Allowable DC Offset	V <sub>off</sub>	Transmit gain stage, Gain = 10	-10	_	+10	mV
Allowable Jitter Width		XSYNC, RSYNC, BCLOCK		_	500	ns

# **ELECTRICAL CHARACTERISTICS**

# **DC** and Digital Interface Characteristics

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
	I <sub>DD1</sub>	Operating mode	_	3.5	7.0	mA
Dower Cupply Current	I <sub>DD2</sub>	Power-down mode, PDN = 0	_	0.3	0.5	mA
Power Supply Current	I <sub>DD3</sub>	Power-save mode, PDN = 1, SYNC $\rightarrow$ OFF	_	0.8	1.2	mA
Input High Voltage	V <sub>IH</sub>	_	2.2	_	V <sub>DD</sub>	V
Input Low Voltage	V <sub>IL</sub>	_	0.0	_	0.8	V
High Level Input Leakage Current	I <sub>IH</sub>	_	_	_	2.0	μΑ
Low Level Input Leakage Current	I <sub>IL</sub>	_	_	_	0.5	μΑ
Digital Output Low Voltage	V <sub>OL</sub>	Pull-up resistance $> 500 \Omega$	0.0	0.2	0.4	V
Digital Output Leakage Current	I <sub>0</sub>	_	_	_	10	μΑ
Analog Output Offset Veltage	V <sub>OFF</sub>	AOUT with respect to SG	-100	_	+100	mV
Input Capacitance	C <sub>IN</sub>	_	_	5	_	pF
Analog Input Resistance	R <sub>IN</sub>	AIN+, AIN-	_	10	<u> </u>	MΩ

# **AC Characteristics**

Parameter	Symbol	Freq. (Hz)	Level (dBm0)	Condition	Min.	Тур.	Max.	Unit
	Loss T1	60	,		20	26	_	dB
	Loss T2	300			-0.15	+0.07	+0.20	dB
Transmit Fraguency Dechans	Loss T3	1020			Reference			dB
Transmit Frequency Response	Loss T4	2020	0		-0.15	-0.04	+0.20	dB
	Loss T5	3000			-0.15	+0.06	+0.20	dB
	Loss T6	3400			0	0.40	0.80	dB
	Loss R1	300			-0.15	-0.03	+0.20	dB
	Loss R2	1020				Reference		dB
Receive Frequency Response	Loss R3	2020	0		-0.15	-0.02	+0.20	dB
	Loss R4	3000			-0.15	+0.15	+0.20	dB
	Loss R5	3400			0.0	0.56	0.80	dB
	SD T1		3		35	43	_	
	SD T2		0		35	41	_	
	SD T3		-30		35	38	_	dB
Transmit Signal to Distortion Ratio	SD T4	1020	-40	]	00	30.0		
				*1	28	29.5		
	SD T5		-45	*2	23	25.0		
				_		24.5		
	SD R1		3		36	43	<u>—</u>	
	SD R2		0		36	41	_	
	SD R3	1020	-30		36	40	_	
Receive Signal to Distortion Ratio	CD D4		-40		30	33.5		dB
	SD R4			*1		32	_	
	CD DE		45	-45 *2 <u>25</u> 24	25	30		
	SD R5		<del>-4</del> 5		24	27	_	
	GT T1		3		-0.2	+0.01	+0.2	
	GT T2		-10			Reference		
Transmit Gain Tracking	GT T3	1020	-40		-0.2	0.0	+0.2	dB
	GT T4		-50		-0.4	-0.03	+0.4	
	GT T5		-55		-1.2	+0.15	+1.2	
	GT R1		3		-0.2	0	+0.2	
Receive Gain Tracking	GT R2		-10			Reference		
	GT R3	1020	-40		-0.2	-0.06	+0.2	dB
	GT R4		-50		-0.4	-0.20	+0.4	
	GT R5		-55		-0.8	-0.27	+0.8	

<sup>\*1</sup> Psophometric filter is used

<sup>\*2</sup> Upper is specified for the MSM7508B, lower for the MSM7509B

**OKI** Semiconductor MSM7508B/7509B

# **AC Characteristics (Continued)**

				'		- ±0 /0, Tu =		,
Parameter	Symbol	Freq. (Hz)	Level (dBm0)	Condition	Min.	Тур.	Max.	Unit
	Nidlo T			AIN = SG		-72.5	-70	
Idle Channel Noise	Nidle T	_	_	*1 *2	_	-70.5	-69	dBm0p
	NidleR			*2 *3	_	-76.5	-74	
Absolute Level (Initial Difference)	AV T	1000			0.5671	0.6007	0.6363	Vrms
Absolute Level (Illitial Dilletelice)	AV R	1020	0		0.5671	0.6007	0.6363	VIIIIS
				A to A				
Absolute Delay	Td	1020	0	BCLOCK	_	_	0.60	ms
				= 64 kHz				
	tgd T1	500		*4	_	0.19	0.75	
	tgd T2	600			_	0.11	0.35	
Transmit Group Delay	tgd T3	1000	0		_	0.02	0.125	ms
	tgd T4	2600				0.05	0.125	
	tgd T5	2800				0.07	0.75	
	tgd R1	500		*4	_	0.00	0.75	
	tgd R2	600			_	0.00	0.35	
Receive Group Delay	tgd R3	1000	0		_	0.00	0.125	ms
	tgd R4	2600			_	0.09	0.125	
	tgd R5	2800				0.12	0.75	
Crosstalk Attenuation	CR T	1020	0	$TRANS \to RECV$	75	85		dB
	CR R	1020	U	$RECV \to TRANS$	70	77	_	ub

<sup>\*1</sup> Psophometric filter is used

<sup>\*2</sup> Upper is specified for the MSM7508B, lower for the MSM7509B

<sup>\*3</sup> MSM7508B: All "0" code to PCMIN, MSM7509B: "11010101" to PCMIN

<sup>\*4</sup> Minimum value of the group delay distortion

# **AC Characteristics (Continued)**


Parameter	Symbol	Freq. (Hz)	Level (dBm0)	Condition	Min.	Тур.	Max.	Unit
Discrimination	DIS	4.6 kHz to 72 kHz	0	0 to 4000 Hz	30	32	_	dB
Out-of-band Spurious	S	300 to 3400	0	4.6 kHz to	_	-37.5	-35	dBm0
Intermodulation Distortion	IMD	fa = 470 fb = 320	-4	2fa – fb	_	-52	-35	dBm0
Power Supply Noise Rejection Ratio	PSR T PSR R	0 kHz to 50 kHz	50 mV <sub>PP</sub>	*5	_	30	_	dB
Digital Output Delay Time	t <sub>SD</sub>	C <sub>L</sub> = 100 pF + 1 LSTTL			50	_	200	
	t <sub>XD1</sub>				50		200	no
	t <sub>XD2</sub>				50		200	ns
	t <sub>XD3</sub>				50	_	200	

<sup>\*5</sup> The measurement under idle channel noise

## **TIMING DIAGRAM**


# **PCM Data Input/Output Timing**

## Transmit Timing




When  $t_{XS} \le 1/2 \bullet Fc$ , the Delay of the MSD bit is defined as  $t_{XD1}$ . When  $t_{SX} \le 1/2 \bullet Fc$ , the Delay of the MSD bit is defined as  $t_{SD}$ .

#### Receive Timing



**OKI** Semiconductor MSM7508B/7509B

# **APPLICATION CIRCUIT**



The analog output signal has an amplitude of  $\pm 1.2\,\mathrm{V}$  above and below the offset voltage level of  $V_{DD}/2$ .

**OKI** Semiconductor MSM7508B/7509B


#### RECOMMENDATIONS FOR ACTUAL DESIGN

• To assure proper electrical characteristics, use bypass capacitors with excellent high frequency characteristics for the power supply and keep them as close as possible to the device pins.


- Connect the AG pin and the DG pin each other as close as possible. Connect to the system ground with low impedance.
- Mount the device directly on the board when mounted on PCBs. Do not use IC sockets. If an IC socket is unavoidable, use the short lead type socket.
- When mounted on a frame, use electro-magnetic shielding, if any electro-magnetic wave source such as power supply transformers surround the device.
- Keep the voltage on the V<sub>DD</sub> pin not lower than –0.3 V even instantaneously to avoid latchup phenomenon when turning the power on.
- Use a low noise (particularly, low level type of high frequency spike noise or pulse noise) power supply to avoid erroneous operation and the degradation of the characteristics of these devices.

## **PACKAGE DIMENSIONS**

(Unit: mm)



(Unit: mm)



Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

QFJ28-P-S450-1.27  $4.35 \pm 0.2$ 2.55 TYP. @ [ □11.51± 0.08 012.45 ± 0.13 10.6 ± 0.25 0 INDEX MARK Spherical surface 0.635 MIN. 1.27 0.81MAX. SEATING PLANE 0.41 ± 0.1 0.18@ Package material Epoxy resin  $10.6 \pm 0.25$ Cu alloy Lead frame material Pin treatment Solder plating Solder plate thickness  $5 \, \mu m$  or more

(Unit: mm)

1.00 TYP.

Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

Package weight (g)