# SED1351

# **GRAPHICS LCD CONTROLLER**

### ■ DESCRIPTION

The SED1351F is a graphics LCD controller capable of controlling medium to large resolution displays. It transfers data from MPU to external frame buffer RAM and converts this data to display signals for LCD drivers. The SED1351F can display images with 4 gray shades and support display duty cycle as high as 1/1024.

The SED1351F is designed to achieve high efficiency and data throughput to the LCD. It has a cycle steal mode which allows MPU to access frame buffer RAM without interfering with the display operation. The SED1351F can directly interface with up to eight 64K-bit SRAMs or two 256K-bit SRAMs.

The SED1351F can operate with either 5V or 3V power supply. The 5V version chip is the SED1351F0A and the 3V version chip is the SED1351FLB.

### **■ FEATURES**

- Low-power CMOS technology
- 8-bit or 16-bit MPU data interface
- Direct interface with 80xx, Z80 and 68xxx MPU
- 4- or 8-bit panel data bus for single panel and 4-bit bus for dual panel
- Support logical OR of layers and panel division
- Smooth vertical scrolling
- Virtual screen display up to 1024
- Binary mode (on/off only) generates black & white images
- Gray mode (on/off and two gray steps) generates images with 4 gray shades

### Maximum number of rows

Binary mod	e	2048
Gray mode		1024

Maximum number of rows:

Single panel ..... 1024 Dual panel ..... 2048


Maximumdisplaysizes when 64K-byteSRAMs are used:

Binary mode .............  $2048 \times 256 / 1024 \times 512$ Gray mode ...............  $1024 \times 256 / 512 \times 512$ 


Available models:

SED1351F<sub>0A</sub> ......5V, QFP5-100 pin SED1351F<sub>LB</sub> ......3V,QFP15-100 pin


### ■ SYSTEM BLOCK DIAGRAM




# ■ INTERFACE WITH 8-BIT MPU (Z-80) AND 64K-BIT SRAM (8 of 8K x 8)



# ■ INTERFACE WITH 16-BIT MPU (8086) AND 64K-BIT SRAM (8 of 8K x 8)




# ■ INTERFACE WITH 16-BIT MPU (68000) AND 256K-BIT SRAM (2 of 32K x 8)



## **■ SUPPORTED RESOLUTIONS**

Diamlau		Max	cimum E	Display S	Size		ODAN	00	
Display RAM	Mon	ochr	ome	4 G	4 Grayscale		SRAM	CPU	SRAM
I IZZIVI	Х		Υ	·x		Υ	Type	Interface	Interface
8K	256	×	256	256	×	128	1 of 8K × 8	8 bit	8 bit
16K	512	×	256	256	×	256	2 of 8K × 8	8 bit 16 bit	8 bit 16 bit
24K	512	×	384	384	×	256	3 of 8K × 8	8 bit	8 bit
32K	512	×	512	512	×	256	4 of 8K × 8	8 bit 16 bit	8 bit 16 bit
						Ī	1 of 32K × 8	8 bit	8 bit
48K	768	×	512	512	×	384	6 of 8K × 8	8 bit 16 bit	8 bit 16 bit
56K	896	×	512	512	×	448	7 of 8K × 8	8 bit	8 bit
64K	1024	×	512	512	×	512	8 of 8K × 8	8 bit 16 bit	8 bit 16 bit
							2 of 32K × 8	8 bit 16 bit	8 bit 16 bit

### **■ BLOCK DIAGRAM**



# **■ ELECTRICAL CHARACTERISTICS**

# SED1351F0AAbsolute Maximum Ratings

(Vss = 0V)

Parameter	Symbol	Ratings	Unit
Supply voltage	VDD	Vss-0.3 to 7.0	V
Input voltage	Vı	Vss-0.3 to Vpp+0.3	v
Output voltage	Vo	Vss-0.3 to Vpp+0.3	V
Output current/pin	to	±10	mA
Power dissipation	Po	200	mW
Supply current	loo/Iss	±40	mA
Storage temperature	Tstg	-65 to 150	-€
Soldering temperature and time	Tsol	260°C, 10s (at lead)	

# Recommended Operating Conditions

(Vss = 0V)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Supply voltage	VDD		4.5	5.0	5.5	V
Input voltage	Vı		Vss	_	VDD	V
Operating temperature	Topr		-20	_	75	°C

# o DC Characteristics (F0A)

 $(Ta = -20 \text{ to } 75^{\circ}\text{C})$ 

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Static current	loos	VIN = VDD, VDD = Max, Vss, IOH = IOL = 0	_	-	100	μА
Input leakage current (Type 1)	lu	V <sub>DD</sub> = 5.5V, V <sub>IH</sub> = V <sub>DD</sub> , V <sub>IL</sub> = V <sub>SS</sub>	-10	1	10	μА
High level input voltage 1 (OSC1)	Vim	Voo = 5.5V	3.5		_	٧
Low level input voltage 1 (OSC1)	VILI	Voo = 4.5V	T —		1.0	٧
High level input voltage 2 (Type 2)	V <sub>IH2</sub>	Voo = 5.5V	2.0	_	_	٧
Low level input voltage 2 (Type 2)	VIL2	Voo = 4.5V	—	_	0.8	٧
High level input voltage 3 (Type 3)	V <sub>T+</sub>	V00 = 5.5V	4.0	_		V
Low level input voltage 3 (Type 3)	V <sub>T-</sub>	Voo = 4.5V	_		0.8	٧
Hysteresis voltage (Type 3)	Vн	Voo = 5V	0.3	_	_	V
High level output voltage 1 (Type 4)	Vон	V <sub>DO</sub> = 4.5V Іон = -2mA	V <sub>DD</sub> - 0.4	-		٧
Low level output voltage 1 (Type 4)	Voli	lo∟= 6mA	_	_	Vss + 0.4	٧
High level output voltage 2 (OSC2)	Vonz	V <sub>DD</sub> = 4.5V Iон = −50µA	V <sub>DD</sub> - 0.4		_	٧
Low level output voltage 2 (OSC2)	Vol2	lo∟ = 50μA		-	Vss + 0.4	٧

### Note:

- Type 1. MEMCS, MEMWR, MEMRD, IOCS, IOWR, IORD, MPUCLK, ABO ~ AB15, BHE, MPUSEL, RESET, OSC
- Type 2. MEMCS, MEMWR, MEMRD, IOCS, IOWR, IORD, MPUCLK, ABO ~ AB15, BHE, DB0 ~ DB15, VD0 ~ VD15
- Type 3. MPUSEL, RESET
- Type 4. DB0 ~ DB15, READY, VA0 ~ VA15, VCS0 ~ VCS4, VD0 ~ VD15, VWE, XSCL, LP, WF, YD, UD0 ~ UD3, LD0 ~ LD3, LCDENB

# • SED1351FLA

# Absolute Maximum Ratings

(Vss = 0V)

			(
Parameter	Symbol	Ratings	Unit
Supply voltage	VDD	Vss-0.3 to 7.0	V
Input voltage	VI	Vss-0.3 to VDD+0.5	V
Output voltage	Vo	Vss-0.3 to Vpp+0.5	V
Output current/pin	lo	±24	mA
Power dissipation	Po	200	mW
Supply current	IDD/ISS	±40	mA
Storage temperature	Tstg	-65 to 150	∞

# Recommended Operating Conditions

(Vss = 0V)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Supply voltage	VDD		2.7	_	3.6	٧
Input voltage	Vı		Vss	_	DaV	V
Operating temperature	Topr		-20	_	75	°C

# o DC Characteristics (FLB)


 $(Ta = -20 \text{ to } 75^{\circ}\text{C})$ 

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Static current	loos	VIN = VDD OF VSS, VDD = MAX, IOH = IOL = 0	_		30	μА
Input leakage current (Type 1)	lı.	VDD = MAX, VIH = VDD, VIL = VSS	-1	_	1	μА
High level input voltage 1 (OSC1)	Viiii	Voo = MAX	0.7V <sub>DD</sub>	_	_	V
Low level input voltage 1 (OSC1)	V <sub>IL1</sub>	V <sub>DD</sub> = MIN	_	_	0.2V <sub>DD</sub>	٧
High level input voltage 2 (Type 2)	VIH2	VDD = MAX	0.7V <sub>DD</sub>	_		٧
Low level input voltage 2 (Type 2)	VIL2	Voo = MIN	_	_	0.2V <sub>DD</sub>	V
High level input voltage 3 (Type 3)	V <sub>T+</sub>	Voo = MAX	0.8Vpp			٧
Low level input voltage 3 (Type 3)	V <sub>T</sub> -	Voo = MIN	_		0.2V <sub>DD</sub>	٧
Hysteresis voltage (Type 3)	VH	Voo = TYP	0.3		_	٧
High level output voltage 1 (Type 4)	Vонт	V <sub>DD</sub> = MIN Іон = -1.5mA	V <sub>DO</sub> - 0.3	_	_	٧
Low level output voltage 1 (Type 4)	V <sub>OL1</sub>	lot = 3mA	-		Vss + 0.3	٧
High level output voltage 2 (OSC2)	Vон2	V <sub>DD</sub> = MIN Iон = -50µA	V <sub>DO</sub> - 0.4	_	_	٧
Low level output voltage 2 (OSC2)	Vol2	lo <sub>L</sub> = 50μA	_	_	Vss + 0.4	٧


### Note:

- Type 1. MEMCS, MEMWR, MEMRD, IOCS, IOWR, IORD, MPUCLK, ABO ~ AB15, BHE, MPUSEL, RESET, OSC
- Type 2. MEMCS, MEMWR, MEMRD, IOCS, IOWR, IORD, MPUCLK, ABO ~ AB15, BHE, DB0 ~ DB15, VD0 ~ VD15
- Type 3. MPUSEL, RESET
- Type 4. DB0 ~ DB15, READY, VA0 ~ VA15, VCS0 ~ VCS4, VD0 ~ VD15, VWE, XSCL, LP, WF, YD, UD0 ~ UD3, LD0 ~ LD3, LCDENB

# ■ PIN CONFIGURATION (F0A)



# **■ PIN CONFIGURATION (FLB)**



## ■ PIN DESCRIPTION

# 1. System Connector Terminals (at MPU)

Pin Name	Туре	F0A Pin No.	FLB Pin No.	Drv	Description
DB0 to DB15	1/0	30 to 45	28 to 43		These pins are interfaced with the MPU data bus. When using an 8-bit MPU, connect DB8 to DB15 to VDD.
AB0 to AB15	l	14 to 29	12 to 27		These pins are interfaced with the MPU address bus. If multiplexed address signals are used, connect them via latch circuits. A control register is selected by ABO to AB3. Correspondence of the MPU address bus to the VRAM address bus is such that ABi = VAi (where i is a pin number).
ВНЕ	I	13	11		This signal is a bus high enable signal where a 16-bit MPU is used. It goes "L" (low) when an odd address is encountered. When using an 8-bit MPU configuration, connect the BHE pin to VDD.
IOCS	1	3	1		This pin selects a control register contained in the SED1351. It is "L" active, and must be assigned to MPU I/O space.
IOWR	1	4	2		This signal is used for writing data into a control register contained in the SED1351. It is "L" active, and must go "L" when it encounters an OUT instruction from the MPU.
IORD	1	5	3		This signal is used for reading data from a control register contained in the SED1351. It is "L" active, and must go "L" when it encounters an IN instruction from the MPU.
MEMCS	1	6	4		This signal is used for selecting VRAM. It is "L" active, and must be assigned to MPU memory space.
MEMWR	I	7	5		This signal is used for writing data to the VRAM. It is "L" active, and must go "L" when it encounters a memory write instruction from the MPU.
MEMRD	t	8	6		This signal is used for reading data from the VRAM. It is "L" active, and must go "L" when it encounters a memory read instruction from the MPU.
READY	0	9	7		This signal requests the MPU to wait. It goes "L" by the falling edge of IOCS or MEMCS. It goes "H" by the rising edge of MPUCLK after completion of the SED1351 internal processing. Since READY is not a tri-state pin, it needed not be pulled up and must be connected directly to the READY (WAIT) terminal of the MPU.
MPUCLK	1	10	8		This pin accepts an MPU clock. The MPU wait state is cleared by the rising edge of MPUCLK.
MPUSEL	l	12	10		This signal is connected to either VDD or VSS for selection of an MPU.  MPUSEL = Vss 8-bitMPU(e.g., Z80, V20, i8088)
RESET		11	9		MPUSEL = V <sub>DD</sub> 16-bit MPU (e.g., V30, i8086)  The MPU reset signal comes to this pin. It is "H" active.
	<u> </u>	L			and initializes a control register.

### **Combinations of Control Pins**

IOCS	IOWR	IORD	MEMCS	MEMWR	MEMRD	Operation
1	*	*	1	*	*	Invalid
0	0	1	1	1	1	Write to control register
0	1	0	1	1	1	Read from control register
1	1	1	0	0	1	Write to VRAM
1	1	1	0	1	0	Read from VRAM

Note: Any combination other than those listed above will cause a system error.

1 = "H" (high)

0 = "L" (low)

\* = Don't care

### 2. VRAM Connector Terminals

Pin Name	Туре	F0A Pin No.	FLB Pin No.	Drv	Description
VD0 to VD15	1/0	68 to 78, 81 to 85	68 to 83		These pins are interfaced with the VRAM data bus. For a 16-bit MPU configuration, VD0 to VD7 must be connected to even addresses, and VD8 to VD15 to odd addresses. For an 8-bit configuration, VD8 to VD15 must be connected to VDD.
VA0 to VA12	0	47 to 59	45 to 49, 52 to 59		These pins are interfaced with the VRAM address bus and chip select pins.
VA13/VCS7 to VA15/VCS5	0	60 to 62	60 to 62		The SED1351 has chip select pins that can directly control eight 64K SRAMs (8K bytes each) or two
VCS0 to VCS4	0	67 to 63	67 to 63		256K SRAMs (32K bytes) in the 64K VRAM space. See Technical Manual for details.
VWE	0	46	44		This signal is used for writing data to the VRAM. It is "L" active, and must be connected to the WE pin of the VRAM.

## 3. Oscillator Terminals

Pin Name	Туре	F0A Pin No.	FLB Pin No.	Drv	Description
OSC1	1	99	97		The OSC1 (input) and OSC2 (output) pins gener-
OSC2	0	100	98		ate clocks for internal operation. They allow crystal oscillation and external clock input.


### 4. Power Terminals

Pin Name	Туре	F0A Pin No.	FLB Pin No.	Drv	Description
V <sub>DD</sub>		2, 79	51, 100		The power supply pins include two VDDs and two
Vss	_	1, 80	50, 99		Vsss. Apply +5V or +3V to V <sub>DD</sub> and 0V to Vss. A capacitor (4.7 μF or more) must be connected near each pair of V <sub>DD</sub> /Vss pins.


# 5. LCD Connector Terminals

Pin Name	Туре	F0A Pin No.	FLB Pin No.	Drv	Description
UD0 to UD3	1/0	91 to 94	89 to 92		LCD display data. UD0 to UD3 are the upper panel
LD0/UD4 to LD3/UD7	0	95 to 98	93 to 96		display data in the signal panel or double panel drive panel mode. LD0/UD4 to LD3/UD7 are the lower panel display data in the double panel drive mode. UD0 to UD3, and LD0/UD4 to LD3/UD7 are used for 8-bit data transfer in the single panel drive mode.
XSCL	0	87	85		This single is a shift clock for display data transfer. Take the UD0 to UD3, LD0/UD4 to LD3/UD7 display data into LCDs by the falling edge of XSCL.
LP	0	88	86		This pin provides both a display data latch pulse and a scan signal transfer clock. Upon completion of transferring the LCD data on one line, display data can be latched or a scan signal transferred by the falling edge of LP.
WF	0	89	87		This pin provides a frame signal used for LCD AC driving.
YD	0	90	88		This pin provides a scanning line start pulse. The signal is "H" active. Allow the scanning line drive IC to take in YD by the falling edge of LP.
					The SED1351 has two lines of retracing; if two scanning line drive ICs are cascade-connected for the upper and lower panels in the double panel drive mode, two lines must be provided between the upper and lower scanning line drive outputs.
LCDENB	0	86	84		This pin provides the data which is set in bit 1 (D1) of the mode register (R1). LCDENB goes "L" when the system is reset; it can be effectively used for LCD power control.


Illustrated below are the display data which are output from the UD0 to UD3, LD0/UD4 to LD3/UD7 and the display on the panel:




## ■ LCD PANEL PIXELS



### **■ MONOCHROME LCD PANEL INTERFACE**




### **■ MONOCHROME LCD PANEL INTERFACE**




# ■ PACKAGE DIMENSIONS

### ● SED1351F0A



## SED1351FLB



# SED1351F<sub>0A/LB</sub> Graphics LCD Controller (GLC) Technical Manual

S-MOS Systems, Inc. September, 1995 Version 0.2

S-MOS Systems, Inc. • 2460 North First Street • San Jose, CA 95131 • Tel: (408) 922-0200 • Fax: (408) 922-0238

7932909 0003386 778 🖿

THIS PAGE INTENTIONALLY BLANK

# **CONTENTS**

1.0	SED135	1F GRAPHIC	S LCD C	ONTROLL	ER DATA SHEET	7
2.0	PIN DES	SCRIPTION	•••••	•••••		31
	2.1					
		2.1.1				
		2.1.2		_	cription Table	
	2.2	SED1351FLB				
		2.2.1				
		2.2.2			cription Table	
	2.3					
	2.4					
	2.5					
	2.6					
3.0	ELECTI	RICAL CHAR	ACTERIS	STICS		41
	3.1	SED1351F <sub>0A</sub>	•••••	•••••		41
		3.1.1	SED135	1Foa Absolute	Maximum Ratings	41
		3.1.2	Recomm	ended Opera	ating Conditions	41
		3.1.3	SED135	1F <sub>0A</sub> DC Cha	racteristics	42
		3.1.4	SED135	1Foa AC Cha	racteristics	43
			3.1.4.1	IOWR Timi	ng (MPU Write Data to Control Register)	43
			3.1.4.2	IORD Timir	ng (MPU Read Data from Control Register)	44
			3.1.4.3	MEMWR T	iming (MPU Write Data to Video Memory)	45
			3.1.4.4	MEMRD Ti	ming (MPU Read Data from Video Memory)	46
			3.1.4.5	VRAM Inte	rface Timing	47
				3.1.4.5.1	Write Data to VRAM	47
				3.1.4.5.2	Read Data From VRAM	47
				3.1.4.5.3	Timing	48

Tab	le	of	Co	nte	nte
IUD	ıc	VI.	$\mathbf{v}$		:1113

			3.1.4.6	LCD Interfa	ace Timing	49
				3.1.4.6.1	Mode 1 (4-Bit transfer)	49
				3.1.4.6.2	Mode 1 (8-bit transfer), Mode 2, Mode 3 (4-bit	
					transfer), Mode 5	50
				3.1.4.6.3	Mode 3 (8-bit transfer, Mode 4, Mode 6	51
				3.1.4.6.4	Sync Timing	
	3.2	SED1351F <sub>LB</sub>				
		3.2.1	SED135	1F <sub>LB</sub> Absolute	e Maximum Ratings	53
		3.2.2			ating Conditions	
		3.2.3			racteristics	
		3.2.4	SED135	1Flв AC Cha	racteristics	55
			3.2.4.1	IOWR Timi	ng (Write to the Control Register)	55
			3.2.4.2	IORD Timi	ng (Read from Control Register)	56
			3.2.4.3	MEMWR T	iming (Write to the VRAM)	57
			3.2.4.4	MEMRD T	iming (Read from the VRAM)	58
			3.2.4.5	Timing of I	nterface with VRAM	59
				3.2.4.5.1	Write to the VRAM	59
				3.2.4.5.2	Read from the VRAM	59
				3.2.4.5.3	Timing	60
			3.2.4.6	LCD Interfa	ace Timing	61
				3.2.4.6.1	Mode 1 (4-Bit transfer)	61
				3.2.4.6.2	Mode 1 (8-bit transfer), Mode 2, Mode 3 (4-bit transfer), Mode 5	62
				3.2.4.6.3	Mode 3 (6-bit transfer), Mode 4, Mode 6	63
				3.2.4.6.4	Sync Timing	64
4.0 I	NTERN	IAL REGISTE	RS			67
	4.1	Summary	••••••	•••••		67
	4.2	Register Desc	cription	******************		68
		4.2.1	R1 Mode	e Register		68
		4.2.2	R2 Line	Byte Count F	Register	70
		4.2.3			Pulse Width Register	
		4.2.4			Line Count Registers	
		4.2.5			olay Start Address Registers	
		4.2.6			play Start Address Registers	
				•	- -	

		4.2.7 R10, R11 Screen 1 Display Line Count Registers	
		4.2.8 R13 Address Pitch Adjustment Register	72
		4.2.9 R14, R15 Gray-Scale Conversion Registers	73
5.0	DISPLA	AY MODES	77
	5.1	Mode 1	77
	5.2	Mode 2	80
	5.3	Mode 3	82
	5.4	Mode 4	85
	5.5	Mode 5	87
6.0	MPU IN	NTERFACE	95
	6.1	8-bit MPU Interface	95
	6.2	16-bit MPU Interface	96
7.0	VIDEO	MEMORY INTERFACE	99
	7.1	64 Kbit SRAM/8-bit MPU	99
	7.2	256 Kbit SRAM/8-bit MPU	101
	7.3	64 Kbit SRAM/16-bit MPU	
	7.4	256 Kbit SRAM/16-bit MPU	105
8.0	LCD IN	ITERFACE	109
	8.1	DC Protection	109
	8.2	Y-Drivers in Dual-LCD Panel Mode	109
	8.3	Output Data Format	110
		8.3.1 Single LCD/4-bit data	110
		8.3.2 Single LCD/8-bit data	111
		8.3.3 Dual LCD	112
9.0	PACKA	AGE DIMENSIONS	115
	9.1	SED1351F <sub>0A</sub>	115
	9.2	SED1351F <sub>LB</sub>	116

THIS PAGE INTENTIONALLY BLANK

# *1.0* Data Sheet

THIS PAGE INTENTIONALLY BLANK

# 1.0 DATA SHEET

# **■ DESCRIPTION**

The SED1351F is a graphics LCD controller capable of controlling medium to large resolution displays. It transfers data from MPU to external frame buffer RAM and converts this data to display signals for LCD drivers. The SED1351F can display images with 4 gray shades and support display duty cycle as high as 1/1024.

The SED1351F is designed to achieve high efficiency and data throughput to the LCD. It has a cycle steal mode which allows MPU to access frame buffer RAM without interfering with the display operation. The SED1351F can directly interface with up to eight 64K-bit SRAMs or two 256K-bit SRAMs.

The SED1351F can operate with either 5V or 3V power supply. The 5V version chip is the SED1351F0A and the 3V version chip is the SED1351FLB.

### **■ FEATURES**

- Low-power CMOS technology
- 8-bit or 16-bit MPU data interface
- Direct interface with 80xx, Z80 and 68xxx MPU
- 4- or 8-bit panel data bus for single panel and 4-bit bus for dual panel
- Support logical OR of layers and panel division
- Smooth vertical scrolling
- Virtual screen display up to 1024
- Binary mode (on/off only) generates black & white images
- Gray mode (on/off and two gray steps) generates images with 4 gray shades

Maximum number of rows

Binary mode ..... 2048 Gray mode ..... 1024

Maximum number of rows:

Single panel ..... 1024 Dual panel ..... 2048


Maximum displaysizes when 64K-byte SRAMs are used:

> Binary mode .....  $2048 \times 256 / 1024 \times 512$ Gray mode .......  $1024 \times 256 / 512 \times 512$


Available models:

SED1351F0A ...... 5V, QFP5-100 pin SED1351FLB .......... 3V,QFP15-100 pin


# SYSTEM BLOCK DIAGRAM




# ■ INTERFACE WITH 8-BIT MPU (Z-80) AND 64K-BIT SRAM (8 of 8K x 8)



# ■ INTERFACE WITH 16-BIT MPU (8086) AND 64K-BIT SRAM (8 of 8K x 8)



# ■ INTERFACE WITH 16-BIT MPU (68000) AND 256K-BIT SRAM (2 of 32K x 8)




# 1.0 SED1351F Data Sheet

1.0

# **■ SUPPORTED RESOLUTIONS**

	Maximum Display Size			0744				
Display	Mon	Monochrome		rays	cale	SRAM	CPU	SRAM
RAM	X	Y	Х Ү		Υ	Туре	Interface	Interface
8K	256	× 256	256	×	128	1 of 8K×8	8 bit	8 bit
16K	512	× 256	256	×	256	2 of 8K×8	8 bit	8 bit
							16 bit	16 bit
24K	512	× 384	384	×	256	3 of 8K×8	8 bit	8 bit
32K	512	× 512	512	×	256	4 of 8K × 8	8 bit	8 bit
							16 bit	16 bit
						1 of 32K × 8	8 bit	8 bit
48K	768	× 512	512	×	384	6 of 8K × 8	8 bit	8 bit
							16 bit	16 bit
56K	896	× 512	512	×	448	7 of 8K × 8	8 bit	8 bit
64K	1024	× 512	512	×	512	8 of 8K × 8	8 bit	8 bit
							16 bit	16 bit
						2 of 32K × 8	8 bit	8 bit
							16 bit	16 bit

# **■ BLOCK DIAGRAM**



# 1.0 SED1351F Data Sheet

1.0

# ■ ELECTRICAL CHARACTERISTICS

# SED1351F0A

# Absolute Maximum Ratings (F0A)

(Vss = 0V)

Parameter	Symbol	Ratings	Unit
Supply voltage	VDD	Vss – 0.3 to 7.0	
Input voltage	Vı	Vss - 0.3 to Vpp + 0.3	V
Output voltage	Vo	Vss - 0.3 to Vpp + 0.3	V
Output current/pin	lo	±10	mA
Power dissipation	PD	200	mW
Supply current	IDD/ISS	±40	mA
Storage temperature	Tstg	-65 to 150	°C
Soldering temperature and time	Tsol	260°C, 10s (at lead)	

# Recommended Operating Conditions (F0A)

(Vss = 0V)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Supply voltage	VDD		4.5	5.0	5.5	V
Input voltage	Vı		Vss	_	VDD	V
Operating temperature	Topr		-20	_	75	°C

# DC Characteristics (F0A)

 $(Ta = -20 \text{ to } 75^{\circ}C)$ 

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Static current	loos	VIN = VDD, VDD = Max, Vss, IOH = IOL = 0			100	μА
Input leakage current (Type 1)	lu	VDD = 5.5V, VIH = VDD, VIL = VSS	-10		10	μА
High level input voltage 1 (OSC1)	VIH1	VDD = 5.5V	3.5	_	_	٧
Low level input voltage 1 (OSC1)	VIL1	VDD = 4.5V	_		1.0	٧
High level input voltage 2 (Type 2)	VIH2	VDD = 5.5V	2.0			٧
Low level input voltage 2 (Type 2)	VIL2	VDD = 4.5V	_		0.8	٧
High level input voltage 3 (Type 3)	V <sub>T+</sub>	VDD = 5.5V	4.0		_	٧
Low level input voltage 3 (Type 3)	VT-	VDD = 4.5V	_	_	0.8	V
Hysteresis voltage (Type 3)	Vн	VDD = 5V	0.3	_	_	V
High level output voltage 1 (Type 4)	Vон1	V <sub>DD</sub> = 4.5V loн = -2mA	V <sub>DD</sub> - 0.4	_		٧
Low level output voltage 1 (Type 4)	Vol1	loL = 6mA			Vss + 0.4	٧
High level output voltage 2 (OSC2)	VoH2	VDD = 4.5V IOH = -50μA	V <sub>DD</sub> - 0.4	_		٧
Low level output voltage 2 (OSC2)	V <sub>OL2</sub>	loL = 50μA			Vss + 0.4	٧

# Note:

Type 1. MEMCS, MEMWR, MEMRD, IOCS, IOWR, IORD, MPUCLK, AB0 ~ AB15, BHE, MPUSEL, RESET, OSC

Type 2.  $\overline{\text{MEMCS}}$ ,  $\overline{\text{MEMRD}}$ ,  $\overline{\text{IOCS}}$ ,  $\overline{\text{IOWR}}$ ,  $\overline{\text{IORD}}$ , MPUCLK, AB0 ~ AB15,  $\overline{\text{BHE}}$ , DB0 ~ DB15, VD0 ~ VD15

Type 3. MPUSEL, RESET

Type 4. DB0 ~ DB15, READY, VA0 ~ VA15, VCS0 ~ VCS4, VD0 ~ VD15, VWE, XSCL, LP, WF, YD, UD0 ~ UD3, LD0 ~ LD3, **LCDENB** 

# 1.0 SED1351F Data Sheet

1.0

# ■ ELECTRICAL CHARACTERISTICS

# • SED1351FLB

# Absolute Maximum Ratings (FLB)

(Vss = 0V)

Parameter	Symbol	Ratings	Unit
Supply voltage	VDD	Vss – 0.3 to 7.0	
Input voltage	Vin	Vss - 0.3 to Vpp + 0.5	V
Output voltage	Vоит	Vout Vss - 0.3 to Vpp + 0.5	
Output current/pin	Іоит	±24	mA
Power dissipation	PD	200	mW
Supply current	IDD/Iss	±40	mA
Storage temperature	Tstg	-65 to 150	°C

# Recommended Operating Conditions (FLB)

(Vss = 0V)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Supply voltage	VDD		2.7		3.6	V
Input voltage	Vin		Vss		VDD	V
Operating temperature	Topr		-20		75	°C

# DC Characteristics (FLB)

 $(Ta = -20 \text{ to } 75^{\circ}\text{C})$ 

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Static current	IDDS	VIN = VDD or VSS VDD = MAX IOH = IOL = 0		_	30	μА
Input leakage current (Type 1)	İL	VDD = MAX VIH = VDD VIL = VSS	-1		1	μА
"H" level input voltage (OSC1) "L" level input voltage (OSC1)	VIH1 VIL1	VDD = MAX VDD = MIN	0.7 VDD		 0.2 V <sub>DD</sub>	V
"H" level input voltage (Type 2) "L" level input voltage (Type 2)	VIH2 VIL2	VDD = MAX VDD = MIN	0.7 VDD		0.2Vpp	V
"H" level input voltage (Type 3) "L" level input voltage (Type 3) Hysteresis voltage (Type 3)	V <sub>T+</sub> V <sub>T-</sub> V <sub>H</sub>	VDD = MAX VDD = MIN VDD = TYP	0.8 VDD — 0.3		0.2 VDD	V
"H" level output voltage (Type 4)	Vон1	VDD = MIN	VDD - 0.3	_	_	٧
"L" level output voltage (Type 4)	V <sub>OL1</sub>	Iон = −1.5mA Io∟ = 3mA	_		V <sub>SS</sub> + 0.3	٧
"H" level output voltage (OSC2)	VOH2	VDD = MIN	VDD - 0.4	_	_	٧
"L" level output voltage (OSC2)	V <sub>OL2</sub>	Iон = −50μA Io∟ = 50μA		_	V <sub>SS</sub> + 0.4	٧

### Note:

Type 1. MEMCS, MEMWR, MEMRD, IOCS, IOWR, IORD, MPUCLK, AB0 ~ AB15, BHE, MPUSEL, RESET, OSC

Type 2. MEMCS, MEMWR, MEMRD, IOCS, IOWR, IORD, MPUCLK, ABO ~ AB15, BHE, DB0 ~ DB15, VD0 ~ VD15


Type 3. MPUSEL, RESET

Type 4. DB0 ~ DB15, READY, VA0 ~ VA15, VCS0 ~ VCS4, VD0 ~ VD15, VWE, XSCL, LP, WF, YD, UD0 ~ UD3, LD0 ~ LD3,


# 1.0 SED1351F Data Sheet

1.0

# **■ PIN CONFIGURATION (F0A)**



# **■ PIN CONFIGURATION (FLB)**



# ■ PIN DESCRIPTION

# 1. System Connector Terminals (at MPU)

Pin Name	Туре	F0A Pin No.	FLB Pin No.	Drv	Description
DB0 to DB15	1/0	30 to 45	28 to 43		These pins are interfaced with the MPU data bus. When using an 8-bit MPU, connect DB8 to DB15 to VDD.
AB0 to AB15	I	14 to 29	12 to 27		These pins are interfaced with the MPU address bus. If multiplexed address signals are used, connect them via latch circuits. A control register is selected by AB0 to AB3. Correspondence of the MPU address bus to the VRAM address bus is such that ABi = VAi (where i is a pin number).
BHE	1	13	11		This signal is a bus high enable signal where a 16-bit MPU is used. It goes "L" (low) when an odd address is encountered. When using an 8-bit MPU configuration, connect the BHE pin to VDD.
IOCS	l	3	1		This pin selects a control register contained in the SED1351. It is "L" active, and must be assigned to MPU I/O space.
IOWR	I	4	2		This signal is used for writing data into a control register contained in the SED1351. It is "L" active, and must go "L" when it encounters an OUT instruction from the MPU.
IORD	ı	5	3		This signal is used for reading data from a control register contained in the SED1351. It is "L" active, and must go "L" when it encounters an IN instruction from the MPU.
MEMCS	1	6	4		This signal is used for selecting VRAM. It is "L" active, and must be assigned to MPU memory space.
MEMWR	l	7	5		This signal is used for writing data to the VRAM. It is "L" active, and must go "L" when it encounters a memory write instruction from the MPU.
MEMRD	l	8	6		This signal is used for reading data from the VRAM. It is "L" active, and must go "L" when it encounters a memory read instruction from the MPU.

# 1. System Connector Terminals (at MPU) (continued)

Pin Name	Туре	F0A Pin No.	FLB Pin No.	Drv	Description
READY	0	9	7		This signal requests the MPU to wait. It goes "L" by the falling edge of IOCS or MEMCS. It goes "H" by the rising edge of MPUCLK after completion of the SED1351 internal processing. Since READY is not a tri-state pin, it needed not be pulled up and must be connected directly to the READY (WAIT) terminal of the MPU.
MPUCLK	1	10	8		This pin accepts an MPU clock. The MPU wait state is cleared by the rising edge of MPUCLK.
MPUSEL	1	12	10		This signal is connected to either VDD or VSS for selection of an MPU.  MPUSEL = VSS 8-bit MPU (e.g., Z80, V20, i8088)  MPUSEL = VDD 16-bit MPU (e.g., V30, i8086)
RESET	l	11	9		The MPU reset signal comes to this pin. It is "H" active, and initializes a control register.

#### **Combinations of Control Pins**

iocs	IOWR	IORD	MEMCS	MEMWR	MEMRD	Operation
1	*	*	1	*	*	Invalid
0	0	1	1	1	1	Write to control register
0	1	0	1	1	1	Read from control register
1	1	1	0	0	1	Write to VRAM
1	1	1	0	1	0	Read from VRAM

Note: Any combination other than those listed above will cause a system error.

1 = "H" (high)

0 = L''(low)

\* = Don't care

## 2. VRAM Connector Terminals

Pin Name	Туре	F0A Pin No.	FLB Pin No.	Drv	Description	
VD0 to VD15	I/O	68 to 78, 81 to 85	68 to 83		These pins are interfaced with the VRAM data bus. For a 16-bit MPU configuration, VD0 to VD7 must be connected to even addresses, and VD8 to VD15 to odd addresses. For an 8-bit configuration, VD8 to VD15 must be connected to VDD.	
VA0 to VA12	0	47 to 59	45 to 49, 52 to 59		These pins are interfaced with the VRAM address bus and chip select pins.	
VA13/VCS7 to VA15/VCS5	0	60 to 62	60 to 62		The SED1351 has chip select pins that can directly control eight 64K SRAMs (8K bytes each) or two	
VCS0 to VCS4	0	67 to 63	67 to 63		256K SRAMs (32K bytes) in the 64K VRAM space. See Technical Manual for details.	
VWE	0	46	44		This signal is used for writing data to the VRAM. It is "L" active, and must be connected to the WE pin of the VRAM.	

## 3. Oscillator Terminals

Pin Name	Туре	F0A Pin No.	FLB Pin No.	Drv	Description
OSC1	1	99	97		The OSC1 (input) and OSC2 (output) pins gener-
OSC2	0	100	98		ate clocks for internal operation. They allow crystal oscillation and external clock input.


## 4. Power Terminals

Pin Name	Туре	F0A Pin No.	FLB Pin No.	Drv	Description
VDD	_	2, 79	51, 100		The power supply pins include two VDDs and two
Vss	_	1, 80	50, 99		Vsss. Apply +5V or +3V to VDD and 0V to Vss. A capacitor (4.7 µF or more) must be connected near each pair of VDD/Vss pins.


# 5. LCD Connector Terminals

Pin Name	Туре	F0A Pin No.	FLB Pin No.	Drv	Description
UD0 to UD3	I/O	91 to 94	89 to 92		LCD display data. UD0 to UD3 are the upper panel
LD0/UD4 to LD3/UD7	О	95 to 98	93 to 96		display data in the signal panel or double panel drive panel mode. LD0/UD4 to LD3/UD7 are the lower panel display data in the double panel drive mode. UD0 to UD3, and LD0/UD4 to LD3/UD7 are used for 8-bit data transfer in the single panel drive mode.
XSCL	0	87	85		This single is a shift clock for display data transfer. Take the UD0 to UD3, LD0/UD4 to LD3/UD7 display data into LCDs by the falling edge of XSCL.
LP	0	88	86		This pin provides both a display data latch pulse and a scan signal transfer clock. Upon completion of transferring the LCD data on one line, display data can be latched or a scan signal transferred by the falling edge of LP.
WF	0	89	87		This pin provides a frame signal used for LCD AC driving.
YD	0	90	88		This pin provides a scanning line start pulse. The signal is "H" active. Allow the scanning line drive IC to take in YD by the falling edge of LP.
					The SED1351 has two lines of retracing; if two scanning line drive ICs are cascade-connected for the upper and lower panels in the double panel drive mode, two lines must be provided between the upper and lower scanning line drive outputs.
LCDENB	0	86	84		This pin provides the data which is set in bit 1 (D1) of the mode register (R1). LCDENB goes "L" when the system is reset; it can be effectively used for LCD power control.


Illustrated below are the display data which are output from the UD0 to UD3, LD0/UD4 to LD3/UD7 and the display on the panel:




#### **■ LCD PANEL PIXELS**



## ■ MONOCHROME LCD PANEL INTERFACE




#### ■ MONOCHROME LCD PANEL INTERFACE




## ■ PACKAGE DIMENSIONS

## SED1351F0A



## SED1351FLB



271-0.2 S-MOS Systems, Inc. • 2460 North First Street • San Jose, CA 95131 • Tel: (408) 922-0200 • Fax: (408) 922-0238 27

THIS PAGE INTENTIONALLY BLANK


# 2.0 Pin Description

# THIS PAGE INTENTIONALLY BLANK

# 2.0 PIN DESCRIPTION

#### 2.1 SED1351FOA

## 2.1.1 Pinout Diagram



# 2.1.2 SED1351F<sub>0A</sub> Pin Description Table

Pin	Pin Name	I/O
1	Vss (GND)	-
2	V <sub>DD</sub>	_
3	IOCS	1
4	IOWR	
5	IORD	1
6	MEMCS	ı
7	MEMWR	1
8	MEMRD	ı
9	READY	0
10	MPUCLK	1
11	RESET	1
12	MPUSEL	1
13	BHE	ı
14	AB0	1
15	AB1	ı
16	AB2	ı
17	AB3	-
18	AB4	ı
19	AB5	ı
20	AB6	
21	AB7	ı
22	AB8	1
23	AB9	
24	AB10	
25	AB11	
26	AB12	1
27	AB13	ı
28	AB14	ı
29	AB15	1
30	DB0	I/O
31	DB1	I/O
32	DB2	I/O
33	DB3	I/O
34	DB4	I/O

Pin	Pin Name	I/O
35	DB5	1/0
36	DB6	1/0
37	DB7	<del> </del>
38	DB8	1/0
		1/0
39	DB9	1/0
40	DB10	1/0
41	DB11	1/0
42	DB12	1/0
43	DB13	1/0
44	DB14	1/0
45	DB15	1/0
46	VWE	0
47	VA0	0
48	VA1	0
49	VA2	0
50	VA3	0
51	VA4	0
52	VA5	0
53	VA6	0
54	VA7	0
55	VA8	0
56	VA9	0
57	VA10	0
58	VA11	0
59	VA12	0
60	VA13	0
61	VA14	0
62	VA15	0
63	VCS4	0
64	VCS3	0
65	VCS2	0
66	VCS1	0
67	VCSO	0
68	VD0	1/0
	1 100	"0


Pin	Pin Name	1/0
69	VD1	I/O
70	VD2	I/O
71	VD3	1/0
72	VD4	1/0
73	VD5	1/0
74	VD6	1/0
75	VD7	I/O
76	VD8	1/0
77	VD9	1/0
78	VD10	1/0
79	V <sub>DD</sub>	_
80	Vss (GND)	_
81	VD11	1/0
82	VD12	1/0
83	VD13	I/O
84	VD14	I/O
85	VD15	1/0
86	LCDENB	0
87	XSCL	0
88	LP	0
89	WF	0
90	YD	0
91	UD0	0
92	UD1	0
93	UD2	0
94	UD3	0
95	LD0	0
96	LD1	0
97	LD2	0
98	LD3	0
99	OSC1	ı
100	OSC2	0

# 2.0 Pin Description

2.2 - 2.2.1

#### 2.2 SED1351FLB

# 2.2.1 Package Layout



# 2.2.2 SED1351FLB Pin Description Table

Pin	Pin Name	I/O
1	IOCS	1
2	IOWR	l
3	IORD	1
4	MEMCS	1
5	MEMWR	ı
6	MEMRD	I
7	READY	0
8	MPUCLK	Ī
9	RESET	I
10	MPUSEL	ı
11	BHE	
12	AB0	I
13	AB1	1
14	AB2	ı
15	AB3	1
16	AB4	ı
17	AB5	ı
18	AB6	1
19	AB7	I
20	AB8	1
21	AB9	1
22	AB10	I
23	AB11	1
24	AB12	I
25	AB13	1
26	AB14	1
27	AB15	1
28	DB0	I/O
29	DB1	I/O
30	DB2	1/0
31	DB3	I/O
32	DB4	1/0
33	DB5	1/0
34	DB6	I/O

Pin	Pin Name	I/O
35	DB7	1/0
36	DB8	I/O
37	DB9	1/0
38	DB10	1/0
39	DB11	1/0
40	DB12	1/0
41	DB13	1/0
42	DB14	1/0
43	DB15	1/0
44	VWE	0
45	VA0	0
46	VA1	0
47	VA2	0
48	VA3	0
49	VA4	0
50	Vss (GND)	
51	VDD	<del>-</del>
52	VA5	0
53	VA6	0
54	VA7	0
55	VA8	0
56	VA9	0
57	VA10	0
58	VA11	0
59	VA12	0
60	VA13	0
61	VA14	0
62	VA15	0
63	VCS4	0
64	VCS3	0
65	VCS2	0
66	VCS1	0
67	VCS0	0
68	VD0	1/0

Pin	Pin Name	1/0
69	VD1	1/0
70	VD2	1/0
71	VD3	I/O
72	VD4	1/0
73	VD5	1/0
74	VD6	1/0
75	VD7	1/0
76	VD8	1/0
77	VD9	1/0
78	VD10	1/0
79	VD11	I/O
80	VD12	1/0
81	VD13	1/0
82	VD14	I/O
83	VD15	I/O
84	LCDENB	0
85	XSCL	0
86	LP	0
87	WF	0
88	YD	0
89	UD0	0
90	UD1	0
91	UD2	0
92	UD3	0
93	LD0	0
94	LD1	0
95	LD2	0
96	LD3	0
97	OSC1	I
98	OSC2	0
99	Vss (GND)	
100	V <sub>DD</sub>	

#### 2.3 SYSTEM INTERFACE

**Table 1. MPU Interface Control Signal Functions** 

IOCS	IOWR	IORD	MEMCS	MEMWR	MEMRD	Operation
1	*	*	1	*	*	Invalid
0	0	1	1	1	1	Write to control register
0	1	0	1	1	1	Read from control register
1	1	1	0	0	1	Write to VRAM
1	1	1	0	1	0	Read from VRAM

#### READY

MPU "wait" request output. It goes "L" on the falling edge of IOCS or MEMCS. It goes "H" the on the rising edge of the first MPUCLK after completion of SED1351F internal processing. READY is connected directly to the READY (or WAIT) terminal of the MPU.

#### MPUCLK

MPU clock input

#### MPUSEL

This input selects an 8- or 16-bit MPU interface.

- MPUSEL=0: 8-bit MPU interface (Z80, V20,i8088)
- MPUSEL=1: 16-bit MPU interface (V30,i8086)

#### RESET

MPU reset imput. This active high signal initializes R1, the system Mode Register.

#### **VRAM INTERFACE** 2.4

#### VD0-VD15

These pins are connected to the VRAM data bus. For 16-bit MPUs VD0-VD7 are connected to the data bus of even byte addresses and VD8-VD15 to the data bus of odd byte addresses. For 8-bit MPUs, VD8-VD15 must be tied to VDD.

## VA0-VA12,VA13/VCS7-VA15/VCS5,VCS0-VCS4

These pins are connected to the VRAM address bus and chip select lines.

The SED1351F provides select signals that can directly control eight 64 Kbit SRAMs (8 Kbytes each) or two 256 Kbit SRAMs (32 Kbytes) in the 64 Kbytes VRAM space.

#### VWE

This output is used for writing data to the VRAM. It is active low and is connected to the  $\overline{WE}$  input of the SRAMS.

#### 2.5 **LCD INTERFACE**

### UD0-UD3,LD0/UD4-LD3/UD7

LCD display data output lines. UD0-UD3 provide the upper panel display data in single- or dualpanel LCD modes. LD0/UD4-LD3/UD7 provide the lower panel display data in dual-panel, dualdrive LCD mode. UD0-UD3, LD0/UD4-LD3/UD7 are used for 8-bit data transfer in single-panel, single-drive LCD mode.

#### • XSCL

Display data shift clock output. Data is shifted into the LCD X-drivers on the falling edge of this signal.

#### • LP

Display data latch clock output. One line of data is latched into the LCD X-drivers on the falling edge of this signal. LP can also be used to shift the Y-drive active line down by one.

#### WF

LCD AC-drive signal output.

#### YD

Active high start-of-frame pulse output. If this signal is shifted through the Y-drivers by LP, it provides the Y-drive active line signal.

#### LCDENB

LCD enable signal output controlled by R1:D1.

#### 2.6 **OSCILLATOR**

#### OSC1

External clock input or internal oscillator external feed back resistor (Rf) connection.

#### OSC2

If the internal oscillator is used, connect the external feed back resistor, Rf, to this pin. If an external clock is used, leave open.




Figure 2. External and Internal Oscillators.

## THIS PAGE INTENTIONALLY BLANK

38 S-MOS Systems, Inc. • 2460 North First Street • San Jose, CA 95131 • Tel: (408) 922-0200 • Fax: (408) 922-0238 271-0.2

# *3.0* **Electrical Characteristics**

THIS PAGE INTENTIONALLY BLANK

# 3.0 Electrical Characteristics

3.0 - 3.1.2

# 3.0 ELECTRICAL CHARACTERISTICS

#### 3.1 SED1351FOA

# 3.1.1 SED1351F<sub>0A</sub> Absolute Maximum Ratings

Vss = 0V

Parameter	Symbol	Rating	Unit
Supply voltage V <sub>DD</sub>		Vss - 0.3 to 7.0	
Input voltage	Vin	Vss - 0.3 to V <sub>DD</sub> + 0.3	V
Output voltage	Vouт	Vss - 0.3 to V <sub>DD</sub> + 0.3	V
Output current/pin	Іоит	±10	mA
Power dissipation	PD	200	mW
Supply current	loo/Iss	±40	mA
Storage temperature	Tstg	-65 to 150	°C

Note: Supply current is equivalent to maximum current into or out of a particular power pin.

# 3.1.2 Recommended Operating Conditions

Vss = 0V

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	V <sub>DD</sub>	4.5	5.0	5.5	٧
Input voltage	Vin	Vss	_	VDD	٧
Operating temperature	Topr	-20	_	75	°C

# 3.1.3 SED1351F<sub>0A</sub> DC Characteristics

 $(Ta = -20 \text{ to } 75^{\circ}C)$ 


Parameter	Symbol	Condition	Min	Тур	Max	Unit	Pin
Static current	loos	V <sub>IN</sub> = V <sub>DD</sub> , V <sub>SS</sub> V <sub>DD</sub> = MAX I <sub>OH</sub> = I <sub>OL</sub> = 0			100	μА	
Input leakage current	l.	V <sub>DD</sub> = MAX V <sub>IH</sub> = V <sub>DD</sub> V <sub>IL</sub> = V <sub>SS</sub>	-10	_	10	μА	Note 1
"H" level input voltage (1)	ViH1	V <sub>DD</sub> = MAX	3.5			V	OSC1
"L" level input voltage (1)	VIL1	VDD = MIN	_		1.0	V	
"H" level input voltage (2)	V <sub>IH2</sub>	VDD = MAX	2.0		- 1	V	
"L" level input voltage (2)	VIL2	VDD = MIN		_	0.8	٧	Note 2
"H" level input voltage (3)	V <sub>T+</sub>	Vod = MAX	4.0	_		٧	
"L" level input voltage (3)	V <sub>T-</sub>	V <sub>DD</sub> = MIN	_		0.8	V	Note 3
Hysteresis voltage	Vн	V <sub>DD</sub> = TYP	0.3			V	
"H" level output voltage (1)	Vон	V <sub>DD</sub> = MIN	V <sub>DD</sub> 0.4			٧	Note 4
"L" level output voltage (1)	Vol1	lон = 1.5mA lo∟ = 3mA		_	Vss + 0.4	٧	
"H" level output voltage (2)	V <sub>OH2</sub>	V <sub>DD</sub> = MIN	V <sub>DD</sub> - 0.4			٧	OSC2
"L" level output voltage (2)	V <sub>OL2</sub>	lон = −50μA lo∟ = 50μA		_	Vss + 0.4	٧	

#### Notes:

- 1. MEMCS, MEMWR, MEMRD, IOCS, IOWR, IORD, MPUCLK, ABO-AB15, BHE, MPUSEL, RESET, OSC1
- 2. MEMCS, MEMWR, MEMRD, IOCS, IOWR, IORD, MPUCLK, ABO-AB15, BHE, DBO-DB15, VD0-VD15
- 3. MPUSEL, RESET
- 4. DB0-DB15, READY, VA0-VA15, VCS0, VCS4, VD0-VD15, VWE, XSCL, LP, WF, YD, UD0-UD3, LD0-LD3, LCDENB

## 3.1.4 SED1351F<sub>0A</sub> AC Characteristics


#### **IOWR Timing (MPU Write Data to Control Register)** 3.1.4.1



 $(Ta = -20 \text{ to } 75^{\circ}C)$ 

Parameter	Symbol	Min	Тур	Max	Unit
MPUCLK	t <sub>CLK</sub>	80		1000	n
MPUCLK "H" pulse width	thclk	20	1/2 × tclk		ns
MPUCLK "L" pulse width	tucuk	20	1/2 × tclk		ns
IOCS address setup time	taic	0			ns
IOWR address setup time	taiw	0	_	_	ns
IOCS↓ → IOWR↓	ticiw	0	_		ns
IOWR↓ → data valid	tiwo		_	1.5 × tosc	ns
IOCS↓ → READY↓	tical		_	30	ns
IOWR↓ → READY↑	tiwal	2 × tosc	_	4 × tosc	ns
				+ tclk	
MPUCLK↑ → READY↑	tскн	_	_	20	ns
READY↑ → IOCS↑ hold time	tric	0	_	_	ns
READY↑ → IOWR↑ hold time	tniw	0	_		ns
Write data hold time	tnoiw	0	_	_	ns
Address hold time	tra	0	_	_	ns


#### IORD Timing (MPU Read Data from Control Register) 3.1.4.2



 $(Ta = -20 \text{ to } 75^{\circ}C)$ 

Parameter	Symbol	Min	Тур	Max	Unit
MPUCLK	<b>t</b> clk	80		1000	ns
MPUCLK "H" pulse width	tholk	20	1/2 × tclk	-	ns
MPUCLK "L" pulse width	tlclk	20	1/2 × tclk	_	ns
IOCS address setup time	taic	0		_	ns
IORD address setup time	tair	0	_		ns
IOCS↓ → IORD↓	ticia	0			ns
IOCS↓ → READY↓	tical	_	_	30	ns
IORD↓ → READY↑	tirrl	2 × tosc	_	4 × tosc	ns
				+ tськ	
MPUCLK↓ → READY↑	tсян		_	20	ns
ĪORD↓ → data valid	tirda	2 × tosc	_	4 × tosc	ns
data valid $\rightarrow$ READY $\uparrow$	torir	0	_		ns
Read data hold time	tırын	0			ns
READY↑ → IOCS↑ hold time	t <sub>RIC</sub>	0	_	_	ns
READY↑ → IORD↑ hold time	t <sub>RIR</sub>	0	<u> </u>		ns
Address hold time	t <sub>RA</sub>	0	_		ns


#### 3.1.4.3 **MEMWR Timing (MPU Write Data to Video Memory)**



 $(Ta = -20 \text{ to } 75^{\circ}C)$ 

Parameter	Symbol	Min	Тур	Max	Unit
MPUCLK	tclk	80	_	1000	n
MPUCLK "H" pulse width	tholk	20	1/2 × tclk		ns
MPUCLK "L" pulse width	tlolk	20	1/2 × tc∟ĸ		ns
MEMCS address setup time	tamo	0	_	_	ns
MEMWR address setup time	tamw	0	-	_	ns
MEMCS↓ → MEMWR↓	tмсмw	0	_		ns
MEMWR↓ → data valid	tmwp		_	1.5 × tosc	ns
IOCS↓ → READY↓	tmcrl	_	_	30	ns
MEMWR↑ → READY↑	tmwrL	2 × tosc	_	4 × tosc +	ns
				tclk	
MPUCLK↑ → READY↑	tсян	_		20	ns
READY↑ → MEMCS↑ hold time	trmc	0	-	_	ns
READY↑ → MEMWR↑ hold time	t <sub>RMW</sub>	0	_	_	ns
Write data hold time	twnww	0		_	ns
Address hold time	tra	0			ns

#### 3.1.4.4 **MEMRD Timing (MPU Read Data from Video Memory)**




 $(Ta = -20 \text{ to } 75^{\circ}C)$ 


Parameter	Symbol	Min	Тур	Max	Unit
MPUCLK	t <sub>CLK</sub>	80	_	1000	ns
MPUCLK "H" pulse width	tholk	20	1/2 × tськ		ns
MPUCLK "L" pulse width	tlclk	20	1/2 × tclk	_	ns
MEMCS address setup time	tame	0			ns
MEMRD address setup time	tamr	0			ns
$\overline{MEMCS} \downarrow \to \overline{MEMRD} \downarrow$	tмсмп	0	_	<del>-</del>	ns
MEMCS↓ → READY↓	t <sub>MCRL</sub>		_	30	ns
MEMRD↓ → READY↑	tmrr.	2 × tosc	_	4 × tosc	ns
				+ tclk	
MPUCLK↑ → READY↑	tсвн		_	20	ns
MEMCS↓ → data valid	t <sub>MRDA</sub>	2 × tosc	_	4 × tosc	ns
Data valid → READY↑	<b>t</b> DRMR	0	_	-	ns
Read data hold time	tmrdh	0			ns
READY↑ → MEMCS↑ hold time	t <sub>RMC</sub>	0	_	_	ns
READY↑ → MEMRD↑ hold time	t <sub>RMR</sub>	0		-	ns
Address hold time	<b>t</b> ra	0	_	_	ns

#### 3.1.4.5 **VRAM Interface Timing**

#### 3.1.4.5.1 Write Data to VRAM



## 3.1.4.5.2 Read Data From VRAM



# 3.1.4.5.3

# 3.0 Electrical Characteristics


# 3.1.4.5.3 Timing

 $(Ta = -20 \text{ to } 75^{\circ}C)$ 

Parameter	Symbol	Min	Тур	Max	Unit
OSC1	tosc	80	_	500	ns
OSC1 "H" pulse width	thosc	_	1/2 × tosc		ns
OSC1 "L" pulse width	tLosc	_	1/2 × tosc		ns
VWE address setup time	tvavw	1/2 × tosc 20	1/2 × tosc		ns
VWE address setup time	tvwva	0	_		ns
VWE "L" pulse width	tlvwe	1/2 × tosc - 10	1/2 × tosc	<del></del>	ns
VWE data setup time	tvows	1/2 × tosc - 25	1/2 × tosc		ns
VWE data hold time	tvwpн	0	_	20	ns
VRAM address cycle time	tva	tosc			ns
VRAM address access time	tacc	_		tosc - 20	ns
VRAM read data hold time	tvad	0	_		ns

#### 3.1.4.6 **LCD Interface Timing**

# 3.1.4.6.1 Mode 1 (4-Bit transfer)




 $(Ta = -20 \text{ to } 75^{\circ}C)$ 

Parameter	Symbol	Min	Тур	Max	Unit
OSC1	tosc	80	_	500	ns
OSC1 "H" pulse width	thosc	1/2 × tosc - 10	_	_	ns
OSC1 "L" pulse width	tLosc	1/2 × tosc - 10			ns
XSCL	txscl1	_		_	ns
XSCL "H" pulse width	thxs1	1/2 × tosc - 10			ns
XSCL "L" pulse width	t <sub>L</sub> xs <sub>1</sub>	1/2 × tosc - 10			ns
$XSCL \downarrow \rightarrow LP\uparrow$	txslp1	-10			
LP↓ → XSCL↑	t <sub>LPXS1</sub>	tosc - 10			
Data setup time	toxs1	1/2 × tosc - 10			ns
Data hold time	txsd1	1/2 × tosc - 20		-	ns
LP "H" pulse width (Note 1)	thlp1	(2n - 1/2) × tosc - 20	_	_	ns

Note 1: "n" is the value of LWP

# 3.1.4.6.2 Mode 1 (8-bit transfer), Mode 2, Mode 3 (4-bit transfer), Mode 5



 $(Ta = -20 \text{ to } 75^{\circ}C)$ 


Parameter	Symbol	Min	Тур	Max	Unit
OSC1	tosc	80	_	500	ns
OSC1 "H" pulse width	thosc	1/2 × tosc - 10	<del></del>		ns
OSC1 "L" pulse width	trosc	1/2 × tosc - 10			ns
XSCL	txscL1	2 × tosc - 20		_	ns
XSCL "H" pulse width	t <sub>H</sub> xs <sub>2</sub>	tosc - 10	_	-	ns
XSCL "L" pulse width	tLXS2	tosc - 10			ns
XSCL↓→LP↑	txslp2	1/2 × tosc - 10		_	ns
LP↓ → XSCL↑	tLPXS2	tosc - 10		<del>-</del>	ns
Data setup time	t <sub>DXS2</sub>	tosc - 10			ns
Data hold time	txsp2	tosc - 20		_	ns
LP "H" pulse width (Note 1)	thlp2	(2n - 1/2 × tosc - 20			ns
LP "H" pulse width (Note 2)		(4n - 1/2) × tosc - 20			ns

• "n" is the value of LWP

Note 1. Mode 1 (8-bit transfer) and Mode 2

Note 2. Mode 3 (4-bit transfer) and Mode 5

# 3.1.4.6.3 Mode 3 (8-bit transfer, Mode 4, Mode 6




 $(Ta = -20 \text{ to } 75^{\circ}C)$ 

Parameter	Symbol	Min	Тур	Max	Unit
OSC1	tosc	80	<del></del>	500	ns
OSC1 "H" pulse width	thosc	1/2 × tosc - 10			ns
OSC1 "L" pulse width	tLosc	1/2 × tosc - 10			ns
XSCL	txscl4	4 × tosc - 20		_	ns
XSCL "H" pulse width	thxs4	2 × tosc - 20		—	ns
XSCL "L" pulse width	tLXS4	2 × tosc - 20	_		ns
XSCL↓ → LP↑	txslp4	1.5 × tosc - 10	_		ns
LP↓ → XSCL↑	tlpxs4	tosc - 10		_	ns
Data setup time	t <sub>DXS4</sub>	2 × tosc - 20	_	<del></del>	ns
Data hold time	txsD4	2 × tosc - 20			ns
LP "H" pulse width (Note 1)	thlp4	(4n - 1/2) × tosc - 20			ns

Note 1. "n" is the value of LWP.

# 3.1.4.6.4 Sync Timing



 $(Ta = -20 \text{ to } 75^{\circ}C)$ 

Parameter	•	Symbol	Min	Тур	Max	Unit
YD "H" pulse width	(Note 1)	thyp	(m + n) 2 × tosc - 20			ms
	(Note 2)		$(m + n) 4 \times tosc - 20$			ms
$YD\uparrow \rightarrow LP\uparrow$	(Note 1)	<b>t</b> yplph	4.5 × tosc – 20		_	ms
	(Note 2)		5.5 × tosc - 20	_		ms
YD↑ → LP↓	(Note 1)	<b>t</b> ydlpl	(n + 2) 2 × tosc - 20		_	ms
	(Note 2)		$(n + 5/4) 4 \times tosc - 20$	_		ms
$LP \downarrow \rightarrow YD \downarrow$	(Note 1)	<b>t</b> lpyd	(m - 2) 2 × tosc - 20		_	ms
	(Note 2)		(m - 5/4) 4 tosc - 20	_		ms
LP↓WF↑↓		tlewrf	-100	_		ms

- "m" is the value of C/R
- "n" is the value of LPW
  - 1. Mode 1, Mode 2
  - 2. Mode 3, Mode 4, Mode 5, Mode 6.

# 3.0 Electrical Characteristics

3.2 - 3.2.2

#### 3.2 SED1351FLB

# 3.2.1 SED1351FLB Absolute Maximum Ratings

Vss = 0V

Parameter	Symbol	Rating	Unit V	
Power voltage	V <sub>DD</sub>	Vss - 0.3 to 7.0		
Input voltage	Vin	Vss - 0.3 to V <sub>DD</sub> + 0.5	V	
Dutput voltage Vout		Vss - 0.3 to V <sub>DD</sub> + 0.5	V	
Output current/pin	Іоит	±24	mA	
Allowable loss	Po	200	mW	
Power current	loo/Iss	±40	mA	
Storage temperature	Тѕтс	-65 to 150	- ℃	

Note: Power current: Allowable current input to or output from power terminal VDD or Vss.

# 3.2.2 Recommended Operating Conditions

Vss = 0V

Parameter	Symbol	Min	Тур	Max	Unit
Power voltage	Voo	2.7	_	3.6	V
Input voltage	VIN	Vss	_	VDD	V
Operating temperature	Topr	-20		75	°C

## 3.2.3 SED1351FLB DC Characteristics

 $(Ta = -20 \text{ to } 75^{\circ}C)$ 


Parameter	Symbol	Condition	Min	Тур	Max	Unit	Pin
Static current	I <sub>DDS</sub>	V <sub>IN</sub> = V <sub>DD</sub> , V <sub>SS</sub> V <sub>DD</sub> = MAX Іон = Іоц = 0	-		30	μ <b>Α</b>	
Input leakage current	l.	V <sub>DD</sub> = MAX V <sub>IH</sub> = V <sub>DD</sub> V <sub>IL</sub> = V <sub>SS</sub>	-1		1	μА	Note 1
"H" level input voltage (1)	ViH1	V <sub>DD</sub> = MAX	0.7 V <sub>DD</sub>			٧	OSC1
"L" level input voltage (1)	VIL1	VDD = MIN		<del>-</del>	0.2 V <sub>DD</sub>	٧	
"H" level input voltage (2)	V <sub>IH2</sub>	V <sub>DD</sub> = MAX	0.7 V <sub>DD</sub>	_	_	V	Note 2
"L" level input voltage (2)	VIL2	IL2 VDD = MIN			0.2 V <sub>DD</sub>	V	1
"H" level input voltage (3)	V <sub>T+</sub>	VDD = MAX	0.8 V <sub>DD</sub>		_	V	
"L" level input voltage (3)	V <sub>T-</sub>	VDD = MIN		_	0.2 V <sub>DD</sub>	V	Note 3
Hysteresis voltage	Vн	V <sub>DD</sub> = TYP	0.3		_	V	
"H" level output voltage (1)	Vон1	VDD = MIN	V <sub>DD</sub> - 0.3		_	٧	Note 4
"L" level output voltage (1)	Vol1	lон = −1.5mA lo∟ = 3mA	_	_	Vss + 0.3	٧	
"H" level output voltage (2)	V <sub>OH2</sub>	VDD = MIN	V <sub>DD</sub> - 0.4	_		V	OSC2
"L" level output voltage (2)	Vol2	Іон = -50μA   Іоι = 50μA			Vss + 0.4	٧	

#### Notes:

- 1. MEMCS, MEMWR, MEMRD, IOCS, IOWR, IORD, MPUCLK, ABO-AB15, BHE, MPUSEL, RESET, OSC1
- 2. MEMCS, MEMWR, MEMRD, IOCS, IOWR, IORD, MPUCLK, ABO-AB15, BHE, DBO-DB15, VD0-VD15
- 3. MPUSEL, RESET
- 4. DB0-DB15, READY, VA0-VA15,  $\overline{\text{VCS0}} \sim \overline{\text{VCS4}}$ , VD0~VD15,  $\overline{\text{VWE}}$ , XSCL, LP, WF, YD, UD0~UD3, LD0~LD3, LCDENB

# 3.2.4 SED1351FLB AC Characteristics


#### **IOWR Timing (Write to the Control Register)** 3.2.4.1



 $(Ta = -20 \text{ to } 75^{\circ}C)$ 

Parameter	Symbol	Min	Тур	Max	Unit
MPUCLK cycle	tclk	100		1000	ns
MPUCLK "H" pulse width	thclk	20	1/2 × tclk		ns
MPUCLK "L" pulse width	tlclk	20	1/2 × tclk		ns
IOCS address setup time	taic	0			ns
IOWR address setup time	taiw	0	_		ns
IOCS↓ → IOWR↓	ticiw	0	_		ns
IOWR↓ → written data determination	tiwo	_		1.5 × tosc	ns
IOCS↓ → Not Ready	tical	8		39	ns
IORD↓ → Not Ready period	tiwaL	2 × tosc		4 × tosc	ns
		+ 17		+ 85 + tclk	
MPUCLK↑ → READY	tсян	7		20	n
READY↑ → IOCS hold time	tric	0	_		ns
READY↑ → IOWR hold time	triw	0			ns
READY↑ → Written data hold time	troiw	0			ns
READY↑ → Address hold time	tra	0	_		ns


#### 3.2.4.2 **IORD Timing (Read from Control Register)**



 $(Ta = -20 \text{ to } 75^{\circ}C)$ 

Parameter	Symbol	Min	Тур	Max	Unit
MPUCLK cycle	tclk	100	_	1000	ns
MPUCLK "H" pulse width	tholk	20	1/2 × tclk		ns
MPUCLK "L" pulse width	tlclk	20	1/2 × tськ	_	ns
IOCS address setup time	taic	0	_	<del></del>	ns
IORD address setup time	tair	0	_	<del>-</del>	ns
IOCS↓ → IORD↓	ticia	0	<del>-</del>		ns
IOCS↓ → Not Ready	tical	8	_	39	ns
IORD↓ → Not Ready period	tirre	2 × tosc	_	4 × tosc	ns
		+ 17		+ 85 + tclk	
$MPUCLK\uparrow \rightarrow Ready$	tсян	7		36	ns
IORD↓ → Read data determination	tirda	2 × tosc		4 × tosc + 50	ns
Read data determination $\rightarrow$ READY $\uparrow$	torir	0	_		ns
IORD↓ → Read data hold time	tirdh	0			ns
READY↑ → IOCS hold time	tric	0		_	ns
READY↑ → IORD hold time	t <sub>RIR</sub>	0			ns
READY↑ → Address hold time	tra	0	_	_	ns


#### 3.2.4.3 **MEMWR Timing (Write to the VRAM)**



 $(Ta = -20 \text{ to } 75^{\circ}C)$ 

Parameter	Symbol	Min	Тур	Max	Unit
MPUCLK cycle	tclk	100	_	1000	ns
MPUCLK "H" pulse width	tholk	20	1/2 × tclk		ns
MPUCLK "L" pulse width	tlclk	20	1/2 × tclk		ns
MEMCS address setup time	tamo	0			ns
MEMWR address setup time	tamw	0	_		ns
MEMCS↓ → MEMWR↓	tмсмw	0		-	ns
MEMWR↓ → Written data determination	twwo		_	1.5 × tosc	ns
MEMCS↓ → Not Ready	<b>t</b> MCRL	8		39	ns
MEMWR↓ → Not Ready period	tmwrl	2 × tosc	_	4 × tosc +	ns
		+17		85 + tclk	
MPUCLK↑ → READY	tсян	7		36	ns
READY <sup>↑</sup> → MEMCS hold time	trмс	0	<del>-</del>	_	ns
READY↑ → MEMWR hold time	t <sub>RMW</sub>	0			ns
READY↑ → Written data hold time	tnomw	0		_	ns
READY↑ → Address hold time	tra	0			ns

#### 3.2.4.4 **MEMRD Timing (Read from the VRAM)**



 $(Ta = -20 \text{ to } 75^{\circ}C)$ 


Parameter	Symbol	Min	Тур	Max	Unit
MPUCLK cycle	tclk	100		1000	ns
MPUCLK "H" pulse width	thclk	20	1/2 × tclk	_	ns
MPUCLK "L" pulse width	<b>t</b> LCLK	20	1/2 × tclk		ns
MEMCS address setup time	tamo	0			ns
MEMRD address setup time	tamr	0		_	ns
MEMCS↓ → MEMRD↓	tmcmr	0	_		ns
MEMCS↓ → Not Ready	tmcrl	8		39	ns
MEMRD↓ → Not Ready period	<b>t</b> MRRL	2 × tosc		4 × tosc	ns
		+ 17		+ 85 + tclk	
$MPUCLK\uparrow \rightarrow Ready$	tсян	7		36	ns
MEMRD↓ → Read data determination	t <sub>MRDA</sub>	2 × tosc	_	4 × tosc + 76	ns
Read data determination $\rightarrow$ READY $\uparrow$	torme	0	_	· —	ns
MEMRD↑ → Read data hold time	tmrdh	0			ns
READY↑ → MEMCS hold time	trmc	0		_	ns
READY↑ → MEMRD hold time	t <sub>RMR</sub>	0	-		ns
READY↑ → Address hold time	tra	0	_		ns

# 3.0 Electrical Characteristics


3.2.4.5 - 3.2.4.5.2

#### Timing of Interface with VRAM 3.2.4.5

#### 3.2.4.5.1 Write to the VRAM



#### 3.2.4.5.2 Read from the VRAM



# 3.2.4.5.3

# 3.0 Electrical Characteristics


## 3.2.4.5.3 Timing

 $(Ta = -20 \text{ to } 75^{\circ}C)$ 

Parameter	Symbol	Min	Тур	Max	Unit
OSC1 cycle	tosc	100	_	500	ns
OSC1 "H" pulse width	thosc	_	1/2 × tosc	_	ns
OSC1 "L" pulse width	trosc	_	1/2 × tosc		ns
VWE address setup time	tvavw	1/2 × tosc - 20	1/2 × tosc	_	ns
VWE address hold time	tvwva	0			ns
VWE "L" pulse width	tuvwe	1/2 × tosc - 10	1/2 × tosc	_	ns
VWE data setup time	tvows	1/2 × tosc - 25	1/2 × tosc	_	ns
VWE data hold time	tvwdн	0		20	ns
VRAM address cycle time	tva	tosc			ns
VRAM address access time	tacc	_	_	tosc - 20	ns
VRAM read data hold time	tvad	0			ns

#### 3.2.4.6 **LCD Interface Timing**

## 3.2.4.6.1 Mode 1 (4-Bit transfer)




 $(Ta = -20 \text{ to } 75^{\circ}C)$ 

Parameter	Symbol	Min	Тур	Max	Unit
OSC1 clock cycle	tosc	1000		500	ns
OSC1 "H" pulse width	thosc	1/2 × tosc - 10			ns
OSC1 "L" pulse width	trosc	1/2 × tosc - 10			ns
XSCL cycle	txscL1	_	_		ns
XSCL "H" pulse width	thxs1	1/2 × tosc - 10	_	<del></del>	ns
XSCL "L" pulse width	tLXS1	1/2 × tosc - 10			ns
XSCL↓→LP↑	txslp1	-10	11111		
LP↓ → XSCL↑	tupxs1	tosc - 10			
Data determination → XSCL↓	t <sub>DXS1</sub>	1/2 × tosc - 10	_	_	ns
XSCL $↓$ → Data hold time	txsp1	1/2 × tosc - 20			ns
LP "H" pulse width (Note 1)	thlP1	(2n - 1/2) × tosc - 20			ns

Note 1: "n" indicates the LPW value (unit: number of characters)

## 3.2.4.6.2 Mode 1 (8-bit transfer), Mode 2, Mode 3 (4-bit transfer), Mode 5



 $(Ta = -20 \text{ to } 75^{\circ}C)$ 


Parameter	Symbol	Min	Тур	Max	Unit
OSC1 clock cycle	tosc	100		500	ns
OSC1 "H" pulse width	thosc	1/2 × tosc - 10			ns
OSC1 "L" pulse width	tLOSC	1/2 × tosc - 10			ns
XSCL cycle	txscl2	2 × tosc - 20			ns
XSCL "H" pulse width	thxs2	tosc - 10			ns
XSCL "L" pulse width	tLXS2	tosc - 10	_		ns
XSCL↓ → LP↑	txslp2	1/2 × tosc - 10	_	_	ns
LP↓ → XSCL↑	tlpxs2	tosc - 10			ns
Data determination $\rightarrow$ XSCL $\downarrow$	toxs2	tosc - 10		_	ns
XSCL↓ → data hold time	txsD2	tosc - 20			ns
LP "H" pulse width (Note 1)	thlp2	(2n - 1/2 × tosc - 20			ns
LP "H" pulse width (Note 2)		(4n - 1/2) × tosc - 20		_	ns

Notes 1 and 2: "n" is the LPW value (unit: number of characters).

Note 1: Applies to display mode Nos. 1 (8-bit transfer) and 2.

Note 2: Applies to display mode Nos. 3 (4-bit transfer) and 5.

## 3.2.4.6.3 Mode 3 (6-bit transfer), Mode 4, Mode 6




 $(Ta = -20 \text{ to } 75^{\circ}C)$ 

Parameter	Symbol	Min	Тур	Max	Unit
OSC1 clock cycle	tosc	100	_	500	ns
OSC1 "H" pulse width	thosc	1/2 × tosc - 10			ns
OSC1 "L" pulse width	tLosc	1/2 × tosc - 10	<del></del>		ns
XSCL cycle	txscl4	4 × tosc - 20			ns
XSCL "H" pulse width	thxs4	2 × tosc - 20	***	_	ns
XSCL "L" pulse width	texs4	2 × tosc - 20			ns
XSCL↓→LP↑	txslp4	1.5 × tosc - 10			ns
LP↓ → XSCL↑	tlpxs4	tosc - 10	_		ns
Data determination $\rightarrow$ XSCL $\downarrow$	toxs4	2 × tosc - 20		_	ns
XSCL↓ → data hold time	txsD4	2 × tosc - 20		_	ns
LP "H" pulse width (Note 1)	thLP4	(4n - 1/2) × tosc - 20		_	ns

Note 1. "n" indicates the LPW value (unit: number of characters).

## 3.2.4.6.4 Sync Timing



 $(Ta = -20 \text{ to } 75^{\circ}C)$ 

Parametei		Symbol	Min	Тур	Max	Unit
YD "H" pulse width	(Note 1)	thyp	(m + n) 2 × tosc - 20		_	ns
	(Note 2)		$(m + n) 4 \times tosc - 20$	<b> </b>	_	ns
$YD\uparrow \rightarrow LP\uparrow$	(Note 1)	tydlрн	4.5 × tosc – 20			ns
	(Note 2)		5.5 × tosc – 20			ns
YD↑ → LP↓	(Note 1)	<b>t</b> YDLPL	$(n + 2) 2 \times tosc - 20$	_		ns
	(Note 2)		$(n + 5/4) 4 \times tosc - 20$		_	ns
$LP \downarrow \rightarrow YD \downarrow$	(Note 1)	tupyd	(m - 2) 2 × tosc - 20		_	ns
	(Note 2)		(m - 5/4) 4 tosc - 20	_	<b>—</b>	ns
LP↓ → WF↑↓		<b>t</b> LPWF	-100		100	ns

<sup>&</sup>quot;m" indicates the C/R value (unit: number of characters)

- 1. Applies to display mode Nos. 1 and 2.
- 2. Applies to display mode Nos. 3, 4, 5 and 6.

<sup>&</sup>quot;n" indicates the LPW value (unit: number of characters)

# 4.0 Internal Registers

# THIS PAGE INTENTIONALLY BLANK

# 4.0 INTERNAL REGISTERS

The SED1351F is configured and controlled via an internal 14-register set, mapped into the MPU's I/O space. The address of each register is defined by AB0-AB3.

#### 4.1 **SUMMARY**

**Table 3. Control Registers** 

Ľ	pe of Register	I/O	O Ac	ldre	SS				Da	ata		· · · · · · · · · · · · · · · · · · ·			
No.	Name	АЗ	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0	R/W	Function
R1	Mode register	0	0	0	1	DISP	REV	PANEL.	OR	GRAY	4/8	LCDE	RAMS	w	Sets SED1351 basic operational mode.
R2	Line Byte Count register	0	0	1	0	C/R								W	Sets number of horizontal display characters per line.
R3	Horizontal sync pulse width register	0	0	1	1				LF	PW				W	Sets width of LP pulse.
R4	Total display	0	1	0	0				SL	TL				W	Sets total number of displayed lines
R5	line count register	0	1	0	1	*	*	*	*	*	*	SL	.TH	w	(the low-order 8 bits in SLTL and the high-order 2 bits in SLTH).
R6	Screen 1 display	0	1	1	0				SA	D1L				R/W	Sets start address of screen 1 (the
R7	start address register	0	1	1	1				SA	D1H				R/W	low-order 8 bits in SAD1L and the high-order 8 bits in SAD1H).
R8	Screen 2 display	1	0	0	0				SA	D2L				R/W	Sets start address of screen 2 (the
R9	start address register	1	0	0	1				SA	D2H				R/W	low-order 8 bits in SAD2L and the high-order 8 bits in SAD2H).
R10		1	0	1	0				SI	.1L				W	Sets number of displayed lines in
R11	line count register	1	0	1	1	*	*	*	*	*	*	SL	.1H	W	screen 1 (the low-order 8 bits in SL1L and the high-order 4 bits in SL1H).
R13	Address pitch adjustment register	1	1	0	1				AP.	ADJ				W	Set when a virtual screen is configured.
R14	Gray scale regis-	1	1	1	0				GS1					W	Sets gray level for gray-scale
R15	ters conversion	1	1	1	1				G	S2				W	display. (C1, C0) = (0, 1) $\rightarrow$ GS1 (C1, C0) = (1, 0) $\rightarrow$ GS2

#### 4.2 REGISTER DESCRIPTION

### 4.2.1 R1 Mode Register

This register determines the basic configuration of the SED1351F.

Table 4. R1: Mode Register

	I/O Ad	dress	)	Data									
A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0	R/W	
0	0	0	1	DISP	REV	PANEL	OR	GRAY	4/8	LCDE	RAMS	W	

#### DISP

DISP = 0: Display OFF

DISP = 1: Display ON

Selects display on/off. DISP goes to 0 on RESET. If inverse video is selected (R1:D6=1) then setting the display OFF causes data 1's to be output to the LCD.

#### REV

REV = 0: Normal display

REV = 1: Inverse display

Selects normal/inverse display. REV goes to 0 on RESET. If back lit LCDs are used in the system REV should be set to 1.

#### **PANEL**

PANEL = 1: Dual LCD panel drive

PANEL = 0: Single LCD panel drive

Selects the LCD panel configuration. PANEL goes to 0 on RESET.

#### OR

OR = 1: Single display of ORed data

OR = 0: Display split into two screens

Selects one of two display modes in a single LCD system (PANEL = 0).

- (a) The display is split into two screens, with each screen being allocated a block of data in display memory (Set by SAD1 and SAD2. See description of R6, R7, R8 and R9).
- (b) A single screen is generated, made up of a bit-wise OR of the data in block 1 with that in block 2.

OR goes to 0 on RESET. If PANEL = 1, the contents of OR are ignored.

#### **GRAY**

- GRAY = 1: Gray scale display
- GRAY = 0: "B&W" display

Selects between 2-level "B&W" or 4-level gray-scale display. GRAY goes to 0 on RESET. When a gray-scale display is selected, two bits of video memory data are used for the display of each pixel, using the conversion specification set by the contents of R14 and R15.

#### 4/8

- 4/8 = 1:8 bit data transfer
- 4/8 = 0:4 bit data transfer

Selects between 4- and 8-bit display data widths for the LCD, in "B&W", single LCD mode. Gray-scale or dual LCD modes force 4-bit data width, irrespective of the contents of 4/8. 4/8 goes to 0 on RESET.

#### LCDE

- LCDE = 0: LCDENB = Vss, and the LCD power is off.
- LCDE = 1: LCDENB = VDD, and the LCD power is on.

This bit sets the output of the LCD control line, LCDENB. LCDE goes to 0 on RESET. This control bit, and its associated line, are intended for use in systems that implement LCD DC voltage protection, but LCDE can ben used for other purposes if required.

#### RAMS

- RAMS = 0: Addressing for 8K x 8 SRAM's
- RAMS = 1: Addressing for 32K x 8 SRAM's

Configure the video memory address lines. RAMS goes to 0 on RESET.

## 4.2.2 R2 Line Byte Count Register

This register sets the number of bytes per display line.

**Table 5. Line Byte Count Register** 

R		I/O Ad	ldress	3	Data								R/W
No.	А3	A2	A1	A0	D7	D7 D6 D5 D4 D3 D2 D1 D0							
R2	0	0	1	0		C/R							

The contents of R2 are given by C/R = (No. of bytes) - 1

Since the maximum value of C/R is FFH, the maximum number of pixels in one display line is

- 256 × 8 = 2048 in "B&W" mode
- or  $256 \times 4 = 1024$  in gray-scale mode

## 4.2.3 R3 Horizontal Sync Pulse Width Register

This register sets LPW, the width of the horizontal sync pulse (LP), which is output at the end of every line. LPW has units of "time per byte", tB, and the contents of R3 are given by LPW = (Pulsewidth) - 1. "time per byte" is 2/fosc for single LCD, single screen configurations, and 4/fosc for all other configurations.

Note that LPW partially determines the period of one line, and hence affects the frame period.

Table 6. Horizontal Sync Pulse Width Register

R		I/O Ad	ldress	3	Data							R/W		
No.	А3	A2	A1	A0	D7	D7 D6 D5 D4 D3 D2 D1 D0								
R3	0	0	1	0		LPW								

#### 4.2.4 R4, R5 Total Display Line Count Registers

This register sets the number of display lines on an LCD panel. The data is 10 bits long. The low order 8 bits are contained in R4, the high order 2 bits in R5.

Table 7. Total Display Line Count Register

R		I/O Ad	dress	1		Data									
No.	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0	R/W		
R4	0	1	0	0				SL	.TL	•			W		
R5	0	1	0	1	*	*	*	*	*	*	SL	.TH	W		

# 4.0 Internal Registers

4.2.4 - 4.2.6

The contents of R4 and R5 are given by SLT = (No. of lines) - 1. Since SLT sets the number of display lines on one LCD, in dual panel mode the actual number of display lines is twice the value of (SLT). Note that SLT partially determines the frame period, and hence affects the display duty cycle. The display duty cycle is 1 / (SLT + VR) where VR, the vertical retrace period, is equal to 2. It is during the vertical retrace period that the polarity of the LCD drive waveforms are inverted.

## 4.2.5 R6, R7 Screen 1 Display Start Address Registers

These registers set SAD1, the start address in video memory, of screen 1. The data width is 16 bits. The low-order byte is contained in R6, the high-order byte in R7.

Table 8. Screen 1 Display Start Address Registers

R		I/O Ad	ldress	•		Data									
No.	А3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0	R/W		
R6	0	1	1	0				SA	D1L		<u>.                                    </u>	<del>!</del>	R/W		
R7	0	1	1	1				SAI	D1H			<del></del>	R/W		

Screen 1 is the upper screen in 2-screen and dual-panel, dual-drive LCD mode, or the top layer in ORed mode.

## 4.2.6 R8, R9 Screen 2 Display Start Address Registers

These registers set SAD2 the start address, in video memory, of screen 2. The data width is 16 bits. The low-order word is contained in R8, the high-order word in R9.

Table 9. Screen 2 Display Start Address Registers

R		I/O Ad	dress			Data										
No.	<b>A3</b>	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0	R/W			
R8	1	0	0	0				SA	D2L	<u> </u>			R/W			
R8	0	1	1	1		SAD2H							R/W			

Screen 2 is the lower screen in split screen and dual LCD-panel modes, or the bottom layer in ORed mode.

## 4.2.7 R10, R11 Screen 1 Display Line Count Registers

These registers set the number of display lines on screen 1. The data width is 10 bits. The lower 8 bits are contained in R10, the upper 2 bits in R11.

Table 10. Screen 1 Display Line Count Register

R		I/O Ac	ldress	;		Data										
No.	А3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0	R/W			
R10	1	0	1	0				SL	.1L		•		W			
R11	1	0	1	1	*	*	*	*	*	*	SL	.1H	W			

The contents of R10 and R11 are given by SL1= (No. of lines)-1. The contents of these registers are only meaningful in single-panel, single-drive LCD mode and when R1:OR=0, beinng otherwise ignored. Note that single screen mode can be forced by setting SL1=SLT in single LCD-panel mode, as well as by setting R1:OR=1.

#### 4.2.8 R13 Address Pitch Adjustment Register

The contents of this register set the numerical difference between the last address of a display line, and the first address in the following display line.

Table 11. Address Pitch Adjustment Register

R		I/O Ad	dress	·				Da	ata				DAN
No.	<b>A3</b>	A2	<b>A</b> 1	A0	D7	D6	D5	D4	D3	D2	D1	D0	R/W
R13	1	1	0	0				AP	4DJ				W

If APADJ is not equal to zero, then a virtual screen with a line length of (C/R+APADJ) bytes is created, with the display reflecting the contents of a window (C/R+1) bytes wide. The position of the window on the virtual screen is determined by SAD1 and SAD2.

## 4.2.9 R14, R15 Gray-Scale Conversion Registers

The contents of these registers determine the two intermediate gray levels, GS1 and GS2, associated with the bit patterns (0,1) and (1,0) respectively, when the display is in 4-level gray-scale mode.

Table 12. Gray-Scale Conversion Register

R		I/O Ad	ldress					Da	nta				D.044
No.	А3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0	R/W
R14	1	1	1	0			-	G	S1			· · · · · · · · · · · · · · · · · · ·	W
R15	1	1	1	1				G	S2				W

**Table 13. Gray Scale Display** 

C1	C0	Contents of Display	
0	0	Display off	
0	1	Gray display based on GS1 conversion code	
1	0	Gray display based on GS2 conversion code	
1	1	Display on	

Note that intensity differences are produced by turning off a particular pixel during selected frames in an 8 frame cycle. Each bit in GS1 and GS2 corresponds to 1 frame in this 8 frame cycle, and if the bit is zero, the pixel will be off for that frame.




Figure 3. Gray Scale Display Implementation

# **Table of Contents**

THIS PAGE INTENTIONALLY BLANK

# *5.0* Display Modes

THIS PAGE INTENTIONALLY BLANK

# 5.0 DISPLAY MODES

The SED1351F has six basic oprational modes, Mode 1 to 6, which are configured by the contents of R1, the Mode Register.

**Table 14. Display Modes** 

Mode			Mode	Reç	giste	r (R1	)			(	Configura	ition
No.	D7	D6	D5	D4	D3	D2	D1	D0	N = LCD's	Screen	Video	Output Data Width
4	*	*	0	0	0	0	*	*			DOW	4 bit
	*	*	0	0	0	1	*	*		Split	B&W	8 bit
2	*	*	0	0	1	Х	*	*	] .		Gray	4 bit
3	*	*	0	1	0	0	*	*	1		DOW	4 bit
י	*	*	0	1	0	1	*	*	1	OR	B&W	8 bit
4	*	*	0	1	1	X	*	*			Gray	4 bit
5	*	*	1	Х	0	Х	*	*		1 per	B&W	4.1.4
6	*	*	1	Х	1	X	*	*	2	LĊD	Gray	4 bit

\*: Don't care

X: Ignored

#### 5.1 MODE 1

- Single-panel, single-drive LCD
- Split display
- B&W display

Table 15. Display Mode 1

			Mode reg	gister (R1)			
D7	D6	D5	D4	D3	D2	D1	D0
DISP	REV	PANEL	OR	GRAY	<del>4</del> /8	LCDE	RAMS
*	*	0	0	0	*	*	*

An example setting for a 640 pixel × 200 line LCD panel is:

• C/R = 4FH

SAD2 = 3E80H

• LPW = 75H

• SL1 = 0063H

• SLT = 00C7H

- APADJ = 00H
- SAD1 = 0000H




Figure 4. Display vs. VRAM: Mode 1

#### Mode 1 basic timing:




Figure 5. Basic Timing: Mode 1

A basic cycle consists of two cycles of fosc; during the first cycle data is read from video memory by the controller, during the second cycle data is prepared for CPU access to VRAM.

The period of 1 horizontal line is given by th = 2 / fosc × (C/R + LPW) and the period of 1 frame is given by  $t_{FR} = t_H \times (SLT + 2)$ .

For example:

- $t_{FR} = 16 \text{ msec (}f_{FR} = 62.5 \text{ Hz)}$
- fosc = 5 Hz

then

16 × 10<sup>-3</sup> = t<sub>H</sub> × (200 + 2)  
∴ t<sub>H</sub> = 7.92 × 10<sup>-5</sup>s  
7.92 × 10<sup>-5</sup> = 
$$\frac{2}{5 \times 10^6}$$
 × (80 + LPW)  
∴ LPW ≈ 118 characters (75H)

Note that it is possible to fix LPW and then calculate  $f_{\rm osc}$ . If this is done the relationship below, between fosc and the VRAM access time, must hold.

$$tacc \le \frac{1}{fosc (MHz)} - 20ns$$

## 5.2

# 5.0 Display Modes

#### 5.2 MODE 2

- Single-panel, single-drive LCD
- Split display
- Gray-scale display

Table 16. Display Mode 2

			Mode reg	gister (R1)		**	, <u></u>
D7	D6	D5	D4	D3	D2	D1	D0
DISP	REV	PANEL	OR	GRAY	<del>4</del> /8	LCDE	RAMS
*	*	0	0	1	*	*	*

An example setting for a 640 pixel by 200 line LCD panel is:




Figure 6. Display vs. VRAM: Mode 2

Mode 2 basic timing: See mode 1

For example:

t<sub>FR</sub> = 12.5 msec (f<sub>FR</sub> = 80 Hz)

fosc = 6 MHz

12.5 × 10<sup>-3</sup> = 
$$t_H$$
 × (200 + 2)  
∴  $t_H$  = 6.19 × 10<sup>-5</sup> s

6.19 × 10<sup>-5</sup> =  $\frac{2}{6 \times 10^6}$  × (160 + LPW)  
∴ LPW ≈ 26 characters (19H)

#### 5.3 MODE 3

- Single-panel, single-drive LCD
- ORed layer display
- B&W display

Table 17. Display Mode 3

			Mode reg	gister (R1)			
D7	D6	D5	D4	D3	D2	D1	D0
DISP	REV	PANEL	OR	GRAY	<del>4</del> /8	LCDE	RAMS
*	*	0	1	0	*	*	*

An example setting for a 640 pixel by 200 line LCD panel is:




Figure 7. Display vs. VRAM: Mode 3

#### Mode 3 basic timing:




Figure 8. Basic Timing: Mode 3

For an ORed display one gasic cycle is required for each layer, that is 4 cycles of fosc are required for 1 basic period. The period of 1 horizontal line is given by  $t_H = (4/f_{OSC} \times (C/R + LPW))$  and the period of 1 frame by  $t_{FH} = (f_H) \times (SLT + 2)$ .

For example:

- t<sub>FH</sub> = 116 msec (f<sub>FR</sub> = 62.5 Hz)
- $f_{OSC} = 5 MHz$

$$16 \times 10^{-3} = t_{H} \times (200 + 2)$$

$$t_{\rm H} = 7.92 \times 10^{-5} \, {\rm s}$$

$$7.92 \times 10^{-5} = \frac{4}{5 \times 10^{6}} \times (80 + LPW)$$

# 5.0 Display Modes

5.4

#### 5.4 MODE 4

- Single-panel, single-drive LCD
- ORed layer display
- Gray-scale display

Table 18. Display Mode 4

			Mode reg	gister (R1)		······································	
D7	D6	D5	D4	D3	D2	D1	D0
DISP	REV	PANEL	OR	GRAY	<del>4</del> /8	LCDE	RAMS
*	*	0	1	1	*	*	*

An example setting for a 640 pixel × 200 line LCD panel is:




Figure 9. Display vs. VRAM: Mode 4

# 5.0 Display Modes

5.4 - 5.5

Mode 4 basic timing: See Mode 3

For example:

$$14.3 \times 10^{-3} = t_H \times (200 + 2)$$

$$t_{H} = 7.08 \times 10^{-5} s$$

$$6.19 \times 10^{-5} = \frac{4}{12 \times 10^{6}} \times (160 + LPW)$$

#### 5.5 MODE 5

- Dual-panel, dual-drive LCD
- **B&W** display

Table 19. Display Mode 5

Mode register (R1)											
D7	D6	D5	D4	D3	D2	D1	D0				
DISP	REV	PANEL	OR	GRAY	4/8	LCDE	RAMS				
*	*	1	Х	0	Х	*	*				

An example setting for two 640 pixel × 200 line LCD panels is:

- C/R = 4FH
- LPW = 12H
- SLT = 0047H

- SAD1 = 0000H
- SAD2 = 3E80H
- APADJ = 00H




Figure 10. Display vs VRAM: Mode 5

### Mode 5 basic timing:




Figure 11. Basic Timing: Mode 5

With a dual LCD-panel display chosen, one basic cycle is required for each of the panels, that is 4 fosc cycles. The line and frame periods are the same as for Mode 3.

For example:

- tFR = 16 msec (fFR = 62.5 Hz)
- fosc = 5 MHz

$$16 \times 10^{-3} = t_H \times (200 + 2)$$

$$\therefore t_{H} = 7.92 \times 10^{-5} s$$

$$7.92 \times 10^{-5} = \frac{4}{5 \times 10^{6}} \times (80 + \text{LPW})$$

#### 5.6 Mode 6

- Dual-panel, dual-drive LCD
- Gray-scale display

Table 20. Display Mode 6

Mode register (R1)										
D7	D6	D5	D4	D3	D2	D1	D0			
DISP	REV	PANEL	OR	GRAY	4/8	LCDE	RAMS			
*	*	1	X	1	Х	*	*			

An example setting for two 640 pixel  $\times$  200 line LCD panels is:




Figure 12. Display vs. VRAM: Mode 6

## Mode 6 basic timing: See Mode 5

For example:

- trn = 14.3 msec (frn = 70 Hz)
- fosc = 10 MHz

$$14.3 \times 10^{-3} = t_H \times (200 + 2)$$

$$\therefore t_{H} = 7.08 \times 10^{-5} s$$

$$6.19 \times 10^{-5} = \frac{4}{12 \times 10^{6}} \times (160 + LPW)$$

# *6.0* MPU Interface

## THIS PAGE INTENTIONALLY BLANK

## 6.0 MPU INTERFACE

#### 6.1 **8-BIT MPU INTERFACE**




Figure 13. SED1351F/Z80 Interface

#### 6.2 **16-BIT MPU INTERFACE**




Figure 14. SED1351F/i8086 Interface

# *7.0* Video Memory Interface

## THIS PAGE INTENTIONALLY BLANK

98 S-MOS Systems, Inc. • 2460 North First Street • San Jose, CA 95131 • Tel: (408) 922-0200 • Fax: (408) 922-0238 271-0.2

# 7.0 VIDEO MEMORY INTERFACE

#### 7.1 64 KBIT SRAM/8-BIT MPU




Figure 15. 8-bit MPU/64 Kbit SRAM Interface

Table 21. 8-bit MPU/64 Kbit SRAM Address Assignment

	VRAM				
SED1351	VRAM To				
	Address Bus	Chip Select	Memory Mapping		
VA0	A0				
VA1	A1				
VA2	A2				
VA3	A3				
VA4	A4				
VA5	A5				
VA6	A6				
VA7	A7				
VA8	A8				
VA9	A9				
VA10	A10				
VA11	A11				
VA12	A12				
VA13 / VCS7		VCS7	E000H to FFFFH		
VA14 / VCS6		VCS6	C000H to DFFFH		
VA15 / VCS5		VCS5	A000H to BFFFH		
VCS4		VCS4	8000H to 9FFFH		
VCS3		VCS3	6000H to 7FFFH		
VCS2		VCS2	4000H to 5FFFH		
VCS1	}	VCS1	2000H to 3FFFH		
VCS0		VCS0	0000H to 1FFFH		

#### 7.2 256 KBIT SRAM/8-BIT MPU




Figure 16. 8-bit MPU/256 Kbit SRAM Interface

Table 22. 8-bit MPU/256 Kbit SRAM Address Assignment

	VRAM				
SED1351	VRAM Te				
	Address Bus	Chip Select	Memory Mapping		
VA0	A0				
VA1	A1				
VA2	A2				
VA3	A3				
VA4	A4				
VA5	A5				
VA6	A6				
VA7	A7				
VA8	A8				
VA9	A9				
VA10	A10				
VA11	A11				
VA12	A12				
VA13 / VCS7	A13		1		
VA14 / VCS6	A14				
VA15 / VCS5					
VCS4		•• •			
VCS3		Not used			
VCS2					
VCS1		VCS1	8000H to FFFFH		
VCS0		VCS0	0000H to 7FFFH		

### 7.3 64 KBIT SRAM/16-BIT MPU




Figure 17. 16-bit MPU/64 Kbit SRAM Interface

Table 23. 16-bit MPU/64 Kbit SRAM Address Assignment

	VRAM				
SED1351	VRAM Terminals		Memory Mapping		
	Address Bus	Chip Select	Address	Odd/Even	
VA0	A12				
VA1	A0				
VA2	A1				
VA3	A2				
VA4	A3				
VA5	A4				
VA6	<b>A</b> 5				
VA7	A6				
VA8	A7			i.	
VA9	A8				
VA10	A9				
VA11	A10				
VA12	A11				
VA13 / VCS7		VCS7	COOOLIA- EEEELI	Odd address	
VA14 / VCS6		VCS6	C000H to FFFFH	Even address	
VA15 / VCS5		VCS5	2000U to DEEEU	Odd address	
VA16 / VCS4		VCS4	8000H to BFFFH	Even address	
VCS3		VCS3	4000H to 7FFFH	Odd address	
VCS2		VCS2		Even address	
VCS1		VCS1	0000H to 3FFFH	Odd address	
VCS0		VCS0		Even address	

### 256 KBIT SRAM/16-BIT MPU 7.4




Figure 18. 16-bit MPU/256 Kbit SRAM Interface

Table 24. 16-bit MPU/256 Kbit SRAM Address Assignment

	VRAM				
SED1351	VRAM Terminals		Memory Mapping		
	Address Bus	Chip Select	Address	Odd/Even	
VA0	Not used				
VA1	A0				
VA2	A1				
VA3	A2				
VA4	A3				
VA5	A4				
VA6	A5				
VA7	A6				
VA8	A7				
VA9	A8				
VA10	A9				
VA11	A10				
VA12	A11				
VA13 / VCS7	A12				
VA14 / VCS6	A13				
VA15 / VCS5	A14				
/ VCS4	, , , , , , , , , , , , , , , , , , ,		1		
VCS3	Not used				
VCS2					
VCS1		VCS1	0000H to FFFFH	Odd address	
VCS0		VCS0		Even address	

# *8.0* LCD Interface

## THIS PAGE INTENTIONALLY BLANK

## 8.0 LCD INTERFACE

#### 8.1 DC PROTECTION

The LCD panels will be damaged if VLCD is applied to the LCD panel before VDD is applied. To prevent this the LCDENB line should be connected to the enable imput of the VLCD control circuitry in the LCD module and the following startup procedure used.

- Set up the control register as required, with LCDE (R1:D1) set to "0".
- Set LCDE to "1" to apply V<sub>LCD</sub>.

When shutting down the system, set LCDENB to "0" to switch off VLCD before removing VDD from the LCD panel.

#### 8.2 Y-DRIVERS IN DUAL-LCD PANEL MODE

The SED1351F has a two line vertical retrace period, so when cascaded Y drivers are used to drive two LCD panels, two lines should be left disconnected beween the upper and lower panel.






Figure 19. Cascaded Connection of Y-drivers

### **OUTPUT DATA FORMAT** 8.3


## 8.3.1 Single LCD/4-bit data



## 8.3.2 Single LCD/8-bit data



### 8.3.3 Dual LCD




# 9.0 Package Dimensions

THIS PAGE INTENTIONALLY BLANK


114 S-MOS Systems, Inc. • 2460 North First Street • San Jose, CA 95131 • Tel: (408) 922-0200 • Fax: (408) 922-0238 271-0.2

## 9.0 PACKAGE DIMENSIONS

#### 9.1 SED1351FOA



## 9.2 SED1351FLB



S-MOS assumes no responsibility or liability for (1) any errors or inaccuracies contained in the information herein and (2) the use of the information or a portion thereof in any application, including any claim for (a) copyright or patent infringement or (b) direct, indirect, special or consequential damages. There are no warranties extended or granted by this document. The information herein is subject to change without notice from S-MOS.

September 1995 © Copyright 1995 S-MOS Systems, Inc.

Printed In U.S.A. 271-0