### 524288-word $\times$ 8-bit High Speed CMOS Static RAM

# HITACHI

ADE-203-236F (Z) Rev. 6.0 Jun. 9, 1995

#### Description

The Hitachi HM628512 is a 4-Mbit static RAM organized 512-kword  $\times$  8-bit. It realizes igher density, higher performance and low power consumption by employing 0.5 µm Hi-CMOS process technology. The device, packaged in a 525-mil SOP (foot print pitch width) or 400-mil TSOP TYPE II or 600-mil plastic DIP, is available for high density mounting. LP-version is suitable for battery backup system.


#### Features

- High speed: Fast access time:
- Low power
  - Standby: 10 µW (typ) (L/L-SL version)
  - Operation: 75 mW (typ) (f = 1 MHz)
- Single 5 V supply
- Completely static memory No clock or timing strobe required
- Equal access and cycle times
- Common data input and output: Three state output
- Directly TTL compatible: All inputs and outputs
- Capability of battery backup operation (L/L-SL version)

### **Ordering Information**

Type No.	Access Time	Package
HM628512P-5 HM628512P-7	55 ns 70 ns	600-mil 32-pin plastic DIP (DP-32)
		_
HM628512LP-5	55 ns	
HM628512LP-7A HM628512LP-7	65 ns 70 ns	
	70115	_
HM628512LP-5SL	55 ns	
HM628512LP-7SL	70 ns	
HM628512FP-5	55 ns	525-mil 32-pin plastic SOP (FP-32D)
HM628512FP-7	70 ns	
HM628512LFP-5	55 ns	_
HM628512LFP-7A	65 ns	
HM628512LFP-7	70 ns	
		_
HM628512LFP-5SL	55 ns	
HM628512LFP-7SL	70 ns	
HM628512LTT-5	55 ns	400-mil 32-pin plastic TSOP II (TTP-32D)
HM628512LTT-7A	65 ns	
HM628512LTT-7	70 ns	
HM628512LTT-5SL	55 ns	
HM628512LTT-7SL	70 ns	
HM628512LRR-5	55 ns	400-mil 32-pin plastic TSOP II reverse (TTP-32DR)
HM628512LRR-7A	65 ns	
HM628512LRR-7	70 ns	
HM628512LRR-5SL	55 ns	_
HM628512LRR-55L	55 ns 70 ns	
	10113	


#### **Pin Arrangement**



#### **Pin Description**

Pin name	Function
A0 – A18	Address
I/O0 – I/O7	Input/output
CS	Chip select
ŌĒ	Output enable
WE	Write enable
V <sub>cc</sub>	Power supply
V <sub>ss</sub>	Ground

#### **Block Diagram**



### **Function Table**

WE	CS	ŌĒ	Mode	V <sub>cc</sub> Current	Dout Pin	Ref. Cycle
Х	Н	Х	Not selected	$I_{SB}, I_{SB1}$	High-Z	_
Н	L	Н	Output disable	I <sub>cc</sub>	High-Z	—
Н	L	L	Read	I <sub>cc</sub>	Dout	Read cycle
L	L	Н	Write	I <sub>cc</sub>	Din	Write cycle (1)
L	L	L	Write	I <sub>cc</sub>	Din	Write cycle (2)

Note: X: H or L

#### **Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit
Voltage on any pin relative to $V_{ss}^{*1}$	V <sub>T</sub>	-0.5 <sup>*2</sup> to +7.0	V
Power dissipation	Ρ <sub>τ</sub>	1.0	W
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	-55 to +125	°C
Storage temperature under bias	Tbias	-10 to +85	°C

Notes: 1. Relative to  $V_{ss}$ .

2. -3.0 V for pulse half-width  $\leq 30$  ns

### **Recommended DC Operating Conditions** (Ta = 0 to $+70^{\circ}$ C)

Parameter	Symbol	Min	Тур	Мах	Unit
Supply voltage	V <sub>cc</sub>	4.5	5.0	5.5	V
	V <sub>ss</sub>	0	0	0	V
Input high (logic 1) voltage	V <sub>IH</sub>	2.2	_	6.0	V
Input low (logic 0) voltage	V <sub>IL</sub>	-0.3*1	—	0.8	V

Note: 1. -3.0 V for pulse half-width  $\leq 30$  ns

### DC Characteristics (Ta = 0 to +70°C, $V_{cc}$ = 5 V ±10% , $V_{ss}$ = 0 V)

Parameter	Symbol	Min	Typ⁺¹	Max	Unit	Test Conditions	
Input leakage current		I <sub>LI</sub>	_		1	μΑ	Vin = $V_{ss}$ to $V_{cc}$
Output leakage current	I <sub>lo</sub>	—	_	1	μΑ	$\overline{\frac{CS}{WE}} = V_{IH} \text{ or } \overline{OE} = V_{IH} \text{ or} \overline{WE} = V_{IL}, V_{I/O} = V_{SS} \text{ to } V_{CC}$	
Operating power supply current: DC		I <sub>CC READ</sub>	—	15	25	mA	$\overline{CS} = V_{IL}, \overline{WE} = V_{IH}$ others = $V_{IH}V_{IL}, I_{I/O} = 0 \text{ mA}$
		I <sub>CC WRITE</sub>	—	20	45	mA	$\overline{CS} = V_{IL}, \overline{WE} = V_{IL}$ others = $V_{IH}V_{IL}, I_{I/O} = 0 \text{ mA}$
Operating power supply current	-5/7A	I <sub>CC1</sub>	—	70	100	mA	Min cycle, duty = 100%
	-7	I <sub>CC1</sub>	—	60	90	mA	$\overline{CS} = V_{IL}$ , others = $V_{IH}/V_{IL}$ $I_{I/O} = 0 \text{ mA}$
Operating power supply current		I <sub>CC2</sub>	_	15	30	mA	$\begin{array}{l} \mbox{Cycle time = 1 } \mu s, \\ \mbox{duty = 100\%} \\ \mbox{I}_{\mbox{\tiny I/O}} = 0 \mbox{ mA}, \mbox{\overline{CS}} \leq 0.2 \mbox{ V} \\ \mbox{V}_{\mbox{\tiny IH}} \geq \mbox{V}_{\mbox{\tiny CC}} - 0.2 \mbox{ V}, \mbox{V}_{\mbox{\tiny IL}} \leq 0.2 \\ \mbox{V} \end{array}$
Standby power supply current: DC		I <sub>SB</sub>	_	1	3	mA	$\overline{\text{CS}} = \text{V}_{\text{IH}}$
Standby power supply current (1): DC		I <sub>SB1</sub>	—	0.02	2	mA	Vin $\ge$ 0 V, $\overline{\text{CS}} \ge$ V <sub>cc</sub> – 0.2 V
			—	2	100 <sup>*2</sup>	μΑ	
			—	2	50 <sup>*3</sup>	μΑ	
Output low voltage		V <sub>OL</sub>	—	—	0.4	V	I <sub>oL</sub> = 2.1 mA
Output high voltage		$V_{\rm OH}$	2.4			V	I <sub>OH</sub> = -1.0 mA

Notes: 1. Typical values are at  $V_{cc}$  = 5.0 V, Ta = +25°C and specified loading, and not guaranteed.

2. This characteristics is guaranteed only for L version.

3. This characteristics is guaranteed only for L-SL version.

#### **Capacitance** (Ta = $25^{\circ}$ C, f = 1 MHz)

Parameter	Symbol	Тур	Max	Unit	Test Conditions
Input capacitance <sup>*1</sup>	Cin	_	8	pF	Vin = 0 V
Input/output capacitance*1	C <sub>I/O</sub>	_	10	pF	$V_{I/O} = 0 V$

Note: 1. This parameter is sampled and not 100% tested.

### AC Characteristics (Ta = 0 to +70°C, $V_{CC}$ = 5 V ± 10%, unless otherwise noted.)

#### **Test Conditions**

- Input pulse levels: 0.8 V to 2.4 V
- Input rise and fall time: 5 ns
- Input and output timing reference levels: 1.5 V
- Output load: 1 TTL Gate +  $C_L$  (100 pF) (HM628512-7A/7)
  - 1 TTL Gate +  $C_L$  (50 pF) (HM628512-5)

(Including scope & jig)


#### **Read Cycle**

		HM628512							
		-5		-7A		-7			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Read cycle time	t <sub>RC</sub>	55		65	_	70	_	ns	
Address access time	t <sub>AA</sub>	—	55	—	60	—	70	ns	
Chip select access time	t <sub>co</sub>		55		65		70	ns	
Output enable to output valid	t <sub>oe</sub>		25		30		35	ns	
Chip selection to output in low-Z	t <sub>LZ</sub>	10		10	—	10	_	ns	2
Output enable to output in low-Z	t <sub>olz</sub>	5	_	5	—	5	—	ns	2
Chip deselection to output in high-Z	t <sub>HZ</sub>	0	20	0	20	0	25	ns	1, 2
Output disable to output in high-Z	t <sub>oHZ</sub>	0	20	0	20	0	25	ns	1, 2
Output hold from address change	t <sub>oH</sub>	10		10	_	10		ns	

Notes: 1. t<sub>Hz</sub> and t<sub>OHz</sub> are defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels.

2. This parameter is sampled and not 100% tested.

### **Read Timing Waveform**<sup>\*1</sup>




#### Write Cycle


		HM628512							
		-5		-7A		-7		-	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Write cycle time	t <sub>wc</sub>	55		55	_	70		ns	
Chip selection to end of write	t <sub>cw</sub>	50		50	—	60		ns	2
Address setup time	t <sub>AS</sub>	0	_	0	_	0		ns	3
Address valid to end of write	t <sub>AW</sub>	50	_	50	_	60		ns	
Write pulse width	t <sub>wP</sub>	40	_	40	_	50		ns	1, 8
Write recovery time	t <sub>wR</sub>	5	_	5	_	5		ns	4
WE to output in high-Z	$\mathbf{t}_{WHZ}$	0	20	0	20	0	25	ns	5, 6, 7
Data to write time overlap	t <sub>DW</sub>	25		25	_	30		ns	
Data hold from write time	t <sub>DH</sub>	0	_	0	_	0		ns	
Output active from output in high-Z	t <sub>ow</sub>	5	_	5	_	5	_	ns	6
Output disable to output in high-Z	t <sub>oHZ</sub>	0	20	0	20	0	25	ns	5, 6

Notes: 1. A write occurs during the overlap  $(t_{WP})$  of a low  $\overline{CS}$  and a low  $\overline{WE}$ . A write begins at the later transition of  $\overline{CS}$  going low or  $\overline{WE}$  going low. A write ends at the earlier transition of  $\overline{CS}$  going high or  $\overline{WE}$  going high.  $t_{WP}$  is measured from the beginning of write to the end of write.

- 2.  $t_{cw}$  is measured from  $\overline{CS}$  going low to the end of write.
- 3.  $t_{AS}$  is measured from the address valid to the beginning of write.
- 4.  $t_{WR}$  is measured from the earlier of  $\overline{WE}$  or  $\overline{CS}$  going high to the end of write cycle.
- 5. During this period, I/O pins are in the output state so that the input signals of the opposite phase to the outputs must not be applied.
- 6. This parameter is sampled and not 100% tested.
- t<sub>WHZ</sub> is defined as the time at which the outputs acheive the open circuit conditons and is not referred to output voltage levels.
- In the write cycle with OE low fixed, t<sub>WP</sub> must satisfy the following equation to avoid a problem of data bus contention. t<sub>WP</sub> ≥ t<sub>DW</sub> min + t<sub>WHZ</sub> max

Write Timing Waveform (1) (OE Clock)





Write Timing Waveform (2) (OE Low Fixed)

4. If  $\overline{\text{CS}}$  is low during this period, I/O pins are in the output state. Therefore, the input signals of the opposite phase to the outputs must not be applied to them.

### Low $V_{cc}$ Data Retention Characteristics (Ta = 0 to +70°C)

This characteristics is guaranteed only for L/L-SL version.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions <sup>*3</sup>
$V_{cc}$ for data retention	$V_{\text{DR}}$	2			V	$\overline{\text{CS}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V}, \text{ Vin} \ge 0 \text{ V}$
Data retention current			<b>1</b> <sup>*4</sup>	50 <sup>*1</sup>	μΑ	$V_{cc}$ = 3.0 V, Vin $\ge$ 0 V
			<b>1</b> <sup>*4</sup>	15 <sup>*2</sup>	μΑ	$\overline{\text{CS}} \ge \text{V}_{\text{cc}} - 0.2 \text{ V}$
Chip deselect to data retention time	t <sub>CDR</sub>	0			ns	See retention waveform
Operation recovery time	t <sub>R</sub>	5			ms	_


Notes: 1. For L-version and 20  $\mu$ A (max.) at Ta = 0 to 40°C.

2. For SL-version and 3  $\mu$ A (max.) at Ta = 0 to 40°C.

3. CS controls address buffer, WE buffer, OE buffer, and Din buffer. In data retention mode, Vin levels (address, WE, OE, I/O) can be in the high impedance state.

4. Typical values are at  $V_{cc}$  = 3.0 V, Ta = 25°C and specified loading, and not guaranteed.


#### Low $V_{CC}$ Data Retention Timing Waveform ( $\overline{CS}$ Controlled)



### **Package Dimensions**


#### HM62851P/LP Series (DP-32)

Unit: mm




#### HM628512FP/LFP Series (FP-32D)

Unit: mm



#### HM628512LTT Series (TTP-32D)

Unit: mm



#### Downloaded from Acodis.com electronic components distributor

#### HM628512LRR Series (TTP-32DR)

Unit: mm

