## FLASH MEMORY

CMOS

# 8M (1M imes 8/512K imes 16)

## MBM29F800T/MBM29F800B

## ■ DISTINCTIVE CHARACTERISTICS

- Single 5.0 V read, write, and erase
   Minimizes system level power requirements
- Compatible with JEDEC-standard commands Uses same software commands as E<sup>2</sup>PROMs
- Compatible with JEDEC-standard word-wide pinouts 48-pin TSOP (Package suffix: PFTN – Normal Bend Type, PFTR – Reversed Bend Type) 44-pin SOP (Package suffix: PF)
- Minimum 100,000 write/erase cycles
- High performance 90 ns maximum access time
- Sector erase architecture One 16K byte, two 8K bytes, one 32K byte, and fifteen 64K bytes. Any combination of sectors can be concurrently erased. Also supports full chip erase.
- Boot Code Sector Architecture T=Top sector
  - B=Bottom sector
- Embedded Erase<sup>™</sup> Algorithms Automatically pre-programs and erases the chip or any sector
- Embedded Program<sup>™</sup> Algorithms Automatically writes and verifies data at specified address
- Data Polling and Toggle Bit feature for detection of program or erase cycle completion
- Ready-Busy output (RY/BY) Hardware method for cletection of program or erase cycle completion
- Low power consumption
   20 mA typical active read current for Byte Mode
   28 mA typical active read current for Word Mode
   30 mA typical write/erase current
   25 μA typical standby current
- Low Vcc write inhibit  $\leq$  3.2 V
- Erase Suspend/Resume

Suspends the erase operation to allow a read in another sector within the same device


(Continued)

#### (Continued)

- Sector protection
- Hardware method disables any combination of sectors from write or erase operationsTemporary sector unprotection

Hardware method temporarily enables any combination of sectors from write on erase operations

## PACKAGE



## GENERAL DESCRIPTION

The MBM29F800T/B is a 8M-bit, 5.0 V-only Flash memory organized as 1M bytes of 8 bits each or 512K words of 16 bits each. The MBM29F800T/B is offered in a 48-pin TSOP and 44-pin SOP packages. This device is designed to be programmed in-system with the standard system 5.0 V Vcc supply. A 12.0 V VPP is not required for write or erase operations. The device can also be reprogrammed in standard EPROM programmers.

The standard MBM29F800T/B offers access times 90 ns and 120 ns, allowing operation of high-speed microprocessors without wait states. To eliminate bus contention the device has separate chip enable ( $\overline{\text{CE}}$ ), write enable ( $\overline{\text{WE}}$ ), and output enable ( $\overline{\text{OE}}$ ) controls.

The MBM29F800T/B is pin and command set compatible with JEDEC standard. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state-machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the device is similar to reading from 12.0 V Flash or EPROM devices.

The MBM29F800T/B is programmed by executing the program command sequence. This will invoke the Embedded Program Algorithm which is an internal algorithm that automatically times the program pulse widths and verifies proper cell margin. Typically, each sector can be programmed and verified in less than one second. Erase is accomplished by executing the erase command sequence. This will invoke the Embedded Erase Algorithm which is an internal algorithm that automatically preprograms the array if it is not already programmed before executing the erase operation. During erase, the device automatically times the erase pulse widths and verifies proper cell margin.

Any individual sector is typically erased and verified in 1.0 seconds (if already completely preprogrammed.)

This device also features a sector erase architecture. The sector mode allows each sector to be erased and reprogrammed without affecting other sectors. The MBM29F800T/B is erased when shipped from the factory.

The device features single 5.0 V power supply operation for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations. A low Vcc detector automatically inhibits write operations on the loss of power. The end of program or erase is detected by  $\overline{Data}$  Polling of DQ7, by the Toggle Bit feature on DQ6, or the RY/ $\overline{BY}$  output pin. Once the end of a program or erase cycle has been completed, the device internally resets to the read mode.

Fujitsu's Flash technology combines years of EPROM and E<sup>2</sup>PROM experience to produce the highest levels of quality, reliability, and cost effectiveness. The MBM29F800T/B memory electrically erases the entire chip or all bits within a sector simultaneously via Fowler-Nordhiem tunneling. The bytes/words are programmed one byte/word at a time using the EPROM programming mechanism of hot electron injection.

## ■ FLEXIBLE SECTOR-ERASE ARCHITECTURE

- One 16K byte, two 8K bytes, one 32K byte, and fifteen 64K bytes.
- Individual-sector, multiple-sector, or bulk-erase capability.
- Individual or multiple-sector protection is user definable.

	FFFFFh
16K byte	FBFFFh
8K byte	F9FFFh
8K byte	F7FFFh
32K byte	EFFFFh
64K byte	
64K byte	DFFFFh
64K byte	CFFFFh
64K byte	BFFFFh
	AFFFFh
64K byte	9FFFFh
64K byte	8FFFFh
64K byte	7FFFFh
64K byte	6FFFFh
64K byte	5FFFFh
64K byte	
64K byte	4FFFFh
64K byte	3FFFFh
64K byte	2FFFFh
	1FFFFh
64K byte	0FFFFh
64K byte	00000h

	FFFFFh
64K byte	EFFFFh
64K byte	DFFFFh
64K byte	CFFFFh
64K byte	
64K byte	BFFFFh
64K byte	AFFFFh
64K byte	9FFFFh
64K byte	8FFFFh
	7FFFFh
64K byte	6FFFFh
64K byte	5FFFFh
64K byte	4FFFFh
64K byte	3FFFFh
64K byte	2FFFFh
64K byte	
64K byte	1FFFFh
32K byte	0FFFFh
8K byte	07FFFh
8K byte	05FFFh
	03FFFh
16K byte	00000h


MBM29F800B Sector Architecture

MBM29F800T Sector Architecture


## ■ PRODUCT SELECTOR GUIDE

Part No		MBM29F800T/	/MBM29F800B		
Ordering Dort No.	Vcc = 5.0V±5%	- 90	—		
Ordering Part No	Vcc = 5.0V±10%	—	- 12		
Max Access Time	(ns)	90	120		
CE Access (ns)		90	120		
OE Access (ns)		60	60		


## BLOCK DIAGRAM



## ■ CONNECTION DIAGRAMS



■ LOGIC SYMBOL




## Table 1 MBM29F800T/B Pin Configuration

Pin	Function
A-1, A0 to A18	Address Inputs
DQ0 to DQ15	Data Inputs/Outputs
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
RY/BY	Ready-Busy Output
RESET	Hardware Reset Pin/Temporary Sector Unprotection
BYTE	Selects 8-bit or 16-bit mode
NC	No Internal Connection
Vss	Device Ground
Vcc	Device Power Supply (5.0V±10% or ±5%)

## ■ ORDERING INFORMATION

#### **Standard Devices**

Fujitsu standard devices are available in several packages. The order number is formed by a combination of:



Operation	CE	ŌE	WE	Ao	A1	A6	A9	DQ0 to DQ15	RESET
Auto-Select Manufacturer Code (1)	L	L	Н	L	L	L	Vid	Code	Н
Auto-Select Device Code (1)	L	L	Н	Н	L	L	Vid	Code	Н
Read (3)	L	L	Н	Ao	A1	A6	A9	Dout	Н
Standby	Н	Х	Х	Х	Х	Х	Х	HIGH-Z	Н
Output Disable	L	Н	Н	Х	Х	Х	Х	HIGH-Z	Н
Write	L	Н	L	Ao	A1	A6	A9	Din	Н
Enable Sector Protection (2)	L	Vid	L	Х	Х	L	Vid	Х	Н
Verify Sector Protection (2)	L	L	н	L	Н	L	Vid	Code	Н
Temporary Sector Unprotection	Х	Х	Х	Х	Х	Х	Х	Х	Vid
Reset (Hardware)/Standby	Х	Х	Х	Х	Х	Х	Х	HIGH-Z	L

Table 2 MBM29F800T/B User Bus Operations (BYTE = VIH)

#### Table 3 MBM29F800T/B User Bus Operations (BYTE = VIL)

	1					1	1		1	1
Operation	CE	ŌE	WE	DQ15/ A-1	Ao	A1	A6	A9	DQ <sub>0</sub> to DQ <sub>7</sub>	RESET
Auto-Select Manufacturer Code (1)	L	L	Н	L	L	L	L	Vid	Code	Н
Auto-Select Device Code (1)	L	L	Н	L	Н	L	L	Vid	Code	Н
Read (3)	L	L	Н	A-1	A <sub>0</sub>	<b>A</b> 1	A6	A9	Dout	Н
Standby	Н	Х	Х	Х	Х	Х	Х	Х	HIGH-Z	Н
Output Disable	L	н	Н	Х	Х	Х	Х	Х	HIGH-Z	Н
Write	L	н	L	A-1	Ao	<b>A</b> 1	A6	A9	Din	Н
Enable Sector Protection (2)	L	Vid	L	Х	Х	Х	L	Vid	Х	Н
Verify Sector Protection (2)	L	L	Н	L	L	Н	L	Vid	Code	Н
Temporary Sector Unprotection	Х	Х	Х	Х	Х	Х	Х	Х	Х	Vid
Reset (Hardware)/Standby	Х	Х	Х	Х	Х	Х	Х	Х	HIGH-Z	L

#### Legend:

 $L = V_{IL}$ ,  $H = V_{IH}$ ,  $X = V_{IL}$  or  $V_{IH}$ . See DC Characteristics for voltage levels.

## Notes:

- 1. Manufacturer and device codes may also be accessed via a command register write sequence. Refer to Table 7.
- 2. Refer to the section on Sector Protection.
- 3.  $\overline{WE}$  can be VIL if  $\overline{OE}$  is VIL,  $\overline{OE}$  at VIH initiates the write operations.

## **Read Mode**

The MBM29F800T/B has two control functions which must be satisfied in order to obtain data at the outputs.  $\overline{CE}$  is the power control and should be used for a device selection.  $\overline{OE}$  is the output control and should be used to gate data to the output pins if a device is selected.

Address access time (tACC) is equal to the delay from stable addresses to valid output data. The chip enable access time (tCE) is the delay from stable addresses and stable  $\overline{CE}$  to valid data at the output pins. The output enable access time is the delay from the falling edge of  $\overline{OE}$  to valid data at the output pins (assuming the addresses have been stable for at least tACC-tOE time).

## **Standby Mode**

There are two ways to implement the standby mode on the MBM29F800T/B device, one using both the  $\overline{CE}$  and RESET pins; the other via the RESET pin only.

When using both pins, a CMOS standby mode is achieved with  $\overline{CE}$  and  $\overline{RESET}$  inputs both held at Vcc  $\pm$  0.3 V. Under this condition the current consumed is less than 5  $\mu$ A. A TTL standby mode is achieved with  $\overline{CE}$  and  $\overline{RESET}$  pins held at VIH. Under this condition the current is reduced to approximately 1mA. *The device can be read with standard access time (tcE) from either of these standby modes.* 

When using the RESET pin only, a CMOS standby mode is achieved with RESET input held at Vss  $\pm$  0.3 V ( $\overline{CE}$ = "H" or "L"). Under this condition the current is consumed is less than 5  $\mu$ A. A TTL standby mode is achieved with RESET pin held at VL, ( $\overline{CE}$ = "H" or "L"). Under this condition the current required is reduced to approximately 1 mA. Once the RESET pin is taken high, the device requires 500 ns of wake up time before outputs are valid for read access.

In the standby mode the outputs are in the high impedance state, independent of the  $\overline{OE}$  input.

## **Output Disable**

With the  $\overline{OE}$  input at a logic high level (VIH), output from the device is disabled. This will cause the output pins to be in a high impedance state.

## Autoselect

The autoselect mode allows the reading out of a binary code from the device and will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional over the entire temperature range of the device.

To activate this mode, the programming equipment must force V<sub>ID</sub> (11.5 V to 12.5 V) on address pin A<sub>9</sub>. Two identifier bytes may then be sequenced from the device outputs by toggling address A<sub>0</sub> from V<sub>IL</sub> to V<sub>IH</sub>. All addresses are don't cares except A<sub>0</sub>, A<sub>1</sub>, A<sub>6</sub>, and A<sub>-1</sub>(see Table 4.1).

The manufacturer and device codes may also be read via the command register, for instances when the MBM29F800T/B is erased or programmed in a system without access to high voltage on the A<sub>9</sub> pin. The command sequence is illustrated in Table 7 (refer to Autoselect Command section).

A<sub>0</sub> = V<sub>IL</sub> represents the manufacturer's code (Fujitsu = 04H) and A<sub>0</sub> = V<sub>IH</sub> the device identifier code (MBM29F800T = D6H and MBM29F800B = 58H for x8 mode; MBM29F800T = 22D6H and MBM29F800B = 2258H for x16 mode). These two bytes/words are given in the tables 4.1 and 4.2. All identifiers for manufacturer and device will exhibit odd parity with DQ<sub>7</sub> defined as the parity bit. In order to read the proper device codes when executing the autoselect, A<sub>1</sub> must be V<sub>IL</sub> (see Tables 4.1 and 4.2).

	Туре		A12 to A18	A6	A1	Ao	A-1* <sup>1</sup>	Code (HEX)
Manufacture	Manufacturer's Code			Vil	VIL	Vil	VIL	04H
	Byte			Mu	Mu	Maria	VIL	D6H
	MBM29F800T	Word	Х	Vil	Vil	Vін	Х	22D6H
Device Code		Byte	X	VIL	VIL	Vін	Vil	58H
MBM29F800B		Word		VIL	VIL	VIII	Х	2258H
Sector Prote	Sector Protection		Sector Addresses	VIL	Vін	Vil	VIL	01H* <sup>2</sup>

Table 4.1 MBM29F800T/B Sector Protection Verify Autoselect Codes

\*1: A-1 is for Byte mode.

\*2: Outputs 01H at protected sector addresses and outputs 00H at unprotected sector addresses.

-	Туре	Code	<b>DQ</b> 15	DQ14	DQ13	DQ12	<b>DQ</b> 11	<b>DQ</b> 10	DQ9	DQ8	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0
Manufacturer's Code		04H	A-1/0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
MBM29F800T (B) (W)		D6H 22D6H	A-1 0	HI-Z 0	HI-Z 1	HI-Z 0	HI-Z 0	HI-Z 0	HI-Z 1	HI-Z 0	1 1	1 1	0 0	1 1	0 0	1 1	1 1	0 0
Device Code MBM29F800B (B) (W)		58H 2258H	A-1 0	HI-Z 0	HI-Z 1	HI-Z 0	HI-Z 0	HI-Z 0	HI-Z 1	HI-Z 0	0 0	1 1	0 0	1 1	1 1	0 0	0 0	0 0
Sector Protection		01H	A-1/0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

 Table 4.2
 Expanded Autoselect Code Table

(B): Byte mode

(W): Word mode

## Write

Device erasure and programming are accomplished via the command register. The contents of the register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device.

The command register itself does not occupy any addressable memory location. The register is a latch used to store the commands, along with the address and data information needed to execute the command. The command register is written by bringing  $\overline{WE}$  to VIL, while  $\overline{CE}$  is at VIL and  $\overline{OE}$  is at VIH. Addresses are latched on the falling edge of  $\overline{WE}$  or  $\overline{CE}$ , whichever happens later; while data is latched on the rising edge of  $\overline{WE}$  or  $\overline{CE}$ , whichever happens later; while data is latched on the rising edge of  $\overline{WE}$  or  $\overline{CE}$ , whichever happens first. Standard microprocessor write timings are used.

Refer to AC Write Characteristics and the Erase/Programming Waveforms for specific timing parameters.

## **Sector Protection**

The MBM29F800T/B features hardware sector protection. This feature will disable both program and erase operations in any number of sectors (0 through 18). The sector protection feature is enabled using programming equipment at the user's site. The device is shipped with all sectors unprotected. To activate this mode, the programming equipment must force V<sub>ID</sub> on address pin A<sub>9</sub> and control pin  $\overline{OE}$ , (suggest V<sub>ID</sub> = 11.5 V),  $\overline{CE} = V_{IL}$ , and A<sub>6</sub>=V<sub>IL</sub>. The sector addresses (A<sub>18</sub>, A<sub>17</sub>, A<sub>16</sub>, A<sub>15</sub>, A<sub>14</sub>, A<sub>13</sub>, and A<sub>12</sub>) should be set to the sector to be protected. Tables 5 and 6 define the sector address for each of the nineteen (19) individual sectors. Programming of the protection circuitry begins on the falling edge of the  $\overline{WE}$  pulse and is terminated with the rising edge of the same. Sector addresses must be held constant during the  $\overline{WE}$  pulse. Refer to Figures 15 and 22 for sector protection waveforms and algorithm.

To verify programming of the protection circuitry, the programming equipment must force VID on address pin A9 with  $\overline{CE}$  and  $\overline{OE}$  at VIL and  $\overline{WE}$  at VIH. Scanning the sector addresses (A18, A17, A16, A15, A14, A13, and A12) while (A6, A1, A0) = (0, 1, 0) will produce a logical "1" code at device output DQ0 for a protected sector. Otherwise the device will produce 00H for unprotected sector. In this mode, the lower order addresses, except for A0, A1, and A6 are don't care. Address locations with A1 = VIL are reserved for Autoselect manufacturer and device codes. A-1 requires to apply to VIL on byte mode.

It is also possible to determine if a sector is protected in the system by writing an Autoselect command. Performing a read operation at the address location XX02H, where the higher order addresses (A18, A17, A16, A15, A14, A13, and A12) are the desired sector address will produce a logical "1" at DQ<sub>0</sub> for a protected sector. See Tables 4.1 and 4.2 for Autoselect codes.

## **Temporary Sector Unprotection**

This feature allows temporary unprotection of previously protected sectors of the MBM29F800T/B device in order to change data. The Sector Unprotection mode is activated by setting the RESET pin to high voltage (12V). During this mode, formerly protected sectors can be programmed or erased by selecting the sector addresses. Once the 12V is taken away from the RESET pin, all the previously protected sectors will be protected again. Refer to Figures 16 and 23.

Sector Address	A18	A17	A16	A15	A14	A13	A12	Address Range
SA0	0	0	0	0	Х	Х	Х	00000h to 0FFFFh
SA1	0	0	0	1	Х	Х	Х	10000h to 1FFFFh
SA2	0	0	1	0	Х	Х	Х	20000h to 2FFFFh
SA3	0	0	1	1	Х	Х	Х	30000h to 3FFFFh
SA4	0	1	0	0	Х	Х	Х	40000h to 4FFFFh
SA5	0	1	0	1	Х	Х	Х	50000h to 5FFFFh
SA6	0	1	1	0	Х	Х	Х	60000h to 6FFFFh
SA7	0	1	1	1	Х	Х	Х	70000h to 7FFFFh
SA8	1	0	0	0	Х	Х	Х	80000h to 8FFFFh
SA9	1	0	0	1	Х	Х	Х	90000h to 9FFFFh
SA10	1	0	1	0	Х	Х	Х	A0000h to AFFFFh
SA11	1	0	1	1	Х	Х	Х	B0000h to BFFFFh
SA12	1	1	0	0	Х	Х	Х	C0000h to CFFFFh
SA13	1	1	0	1	х	х	Х	D0000h to DFFFFh
SA14	1	1	1	0	х	х	Х	E0000h to EFFFFh
SA15	1	1	1	1	0	Х	Х	F0000h to F7FFFh
SA16	1	1	1	1	1	0	0	F8000h to F9FFFh
SA17	1	1	1	1	1	0	1	FA000h to FBFFFh
SA18	1	1	1	1	1	1	Х	FC000h to FFFFFh

Table 5 Sector Address Tables (MBM29F800T)

Sector Address	A18	A17	A16	A15	A14	A13	A12	Address Range
SA0	0	0	0	0	0	0	Х	00000h to 03FFFh
SA1	0	0	0	0	0	1	0	04000h to 05FFFh
SA2	0	0	0	0	0	1	1	06000h to 07FFFh
SA3	0	0	0	0	1	Х	Х	08000h to 0FFFFh
SA4	0	0	0	1	Х	Х	Х	10000h to 1FFFFh
SA5	0	0	1	0	Х	Х	Х	20000h to 2FFFFh
SA6	0	0	1	1	Х	Х	Х	30000h to 3FFFFh
SA7	0	1	0	0	Х	Х	Х	40000h to 4FFFFh
SA8	0	1	0	1	Х	Х	Х	50000h to 5FFFFh
SA9	0	1	1	0	Х	Х	Х	60000h to 6FFFFh
SA10	0	1	1	1	Х	Х	Х	70000h to 7FFFFh
SA11	1	0	0	0	Х	Х	Х	80000h to 8FFFFh
SA12	1	0	0	1	Х	Х	Х	90000h to 9FFFFh
SA13	1	0	1	0	Х	Х	Х	A0000h to AFFFFh
SA14	1	0	1	1	Х	Х	Х	B0000h to BFFFFh
SA15	1	1	0	0	Х	Х	Х	C0000h to CFFFFh
SA16	1	1	0	1	Х	Х	Х	D0000h to DFFFFh
SA17	1	1	1	0	Х	Х	Х	E0000h to EFFFFh
SA18	1	1	1	1	Х	Х	Х	F0000h to FFFFFh

 Table 6
 Sector Address Tables (MBM29F800B)

Comman Sequenc		Bus Write Cycles	First Write		Second Bus Write Cycle		Third Bus Write Cycle		Fourth Bus Read/Write Cycle		Fifth Bus Write Cycle		Sixth Bus Write Cycle	
		Req'd	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read/Reset	Word Byte	1	XXXXH	F0H										
Read/Reset	Word Byte	3	5555H AAAAH	AAH	2AAAH 5555H	55H	5555H AAAAH	F0H	RA	RD				
Autoselect	Word Byte	3	5555H AAAAH	AAH	2AAAH 5555H	55H	5555H AAAAH	90H						
Program	Word Byte	4	5555H AAAAH	AAH	2AAAH 5555H	55H	5555H AAAAH	A0H	PA	PD				
Chip Erase	Word Byte	6	5555H AAAAH	AAH	2AAAH 5555H	55H	5555H AAAAH	80H	5555H AAAAH	AAH	2AAAH 5555H	55H	5555H AAAAH	10H
Sector Erase	Word Byte	6	5555H AAAAH	AAH	2AAAH 5555H	55H	5555H AAAAH	80H	5555H AAAAH	AAH	2AAAH 5555H	55H	SA	30H
Sector Erase	end	Erase	can be	susper	nded du	uring se	ctor er	ase with	n Addr	(H or L)	. Data	(B0H)		
Sector Erase	Resur	ne	Erase	can be	resume	resumed after		suspend with		h Addr (H or L).		Data (30H)		

Table 7 MBM29F800T/B Command Definitions

#### Notes:

- 1. Address bits A<sub>15</sub> to A<sub>18</sub> = X = H or L for all address commands except or Program Address (PA) and Sector Address (SA).
- 2. Bus operations are defined in Tables 2 and 3.
- 3. RA = Address of the memory location to be read.
  - PA = Address of the memory location to be programmed. Addresses are latched on the falling edge of the WE pulse.
  - SA = Address of the sector to be erased. The combination of A18, A17, A16, A15, A14, A13, and A12 will uniquely select any sector.
- 4. RD = Data read from location RA during read operation.
  - PD = Data to be programmed at location PA. Data is latched on the falling edge of  $\overline{WE}$ .
- 5. The system should generate the following address patterns:
  - Word Mode: 5555H or 2AAAH to addresses Ao to A14

Byte Mode: AAAAH or 5555H to addresses A-1 to A14

6. Both Read/Reset commands are functionally equivalent, resetting the device to the read mode.

## **Command Definitions**

Device operations are selected by writing specific address and data sequences into the command register. Writing incorrect address and data values or writing them in the improper sequence will reset the device to the read mode. Table 7 defines the valid register command sequences. Note that the Erase Suspend (B0H) and Erase Resume (30H) commands are valid only while the Sector Erase operation is in progress. Moreover both Read/Reset commands are functionally equivalent, resetting the device to the read mode. Please note that commands are always written at DQ<sub>0</sub> to DQ<sub>7</sub> and DQ<sub>8</sub> to DQ<sub>15</sub> bits are ignored.

#### **Read/Reset Command**

The read or reset operation is initiated by writing the read/reset command sequence into the command register. Microprocessor read cycles retrieve array data from the memory. The device remains enabled for reads until the command register contents are altered.

The device will automatically power-up in the read/reset state. In this case, a command sequence is not required to read data. Standard microprocessor read cycles will retrieve array data. This default value ensures that no spurious alteration of the memory content occurs during the power transition. Refer to the AC Read Characteristics and Waveforms for the specific timing parameters.

### **Autoselect Command**

Flash memories are intended for use in applications where the local CPU alters memory contents. As such, manufacture and device codes must be accessible while the device resides in the target system. PROM programmers typically access the signature codes by raising A<sub>9</sub> to a high voltage. However, multiplexing high voltage onto the address lines is not generally desired system design practice.

The device contains an autoselect command operation to supplement traditional PROM programming methodology. The operation is initiated by writing the autoselect command sequence into the command register. Following the command write, a read cycle from address XX00H retrieves the manufacture code of 04H. A read cycle from address XX01H for x16(XX02H for x8) returns the device code (MBM29F800T = D6H and MBM29F800B = 58H for x8 mode; MBM29F800T = 22D6H and MBM29F800B = 2258H for x16 mode). (See Tables 4.1 and 4.2.)

All manufacturer and device codes will exhibit odd parity with DQ7 defined as the parity bit.

Sector state (protection or unprotection) will be informed by address XX02H for x16 (XX04H for x8).

Scanning the sector addresses (A<sub>18</sub>, A<sub>17</sub>, A<sub>16</sub>, A<sub>15</sub>, A<sub>14</sub>, A<sub>13</sub>, and A<sub>12</sub>) while (A<sub>6</sub>, A<sub>1</sub>, A<sub>0</sub>) = (0, 1, 0) will produce a logical "1" at device output DQ0 for a protected sector. The programming verification should be perform margin mode on the protected sector (See Table 2 and 3).

To terminate the operation, it is necessary to write the read/reset command sequence into the register and also to write the autoselect command during the operation, execute it after writing read/reset command sequence.

## **Byte/Word Programming**

The device is programmed on a byte-by-byte (or word-by-word) basis. Programming is a four bus cycle operation. There are two "unlock" write cycles. These are followed by the program set-up command and data write cycles. Addresses are latched on the falling edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever happens later and the data is latched on the rising edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever happens first. The rising edge of  $\overline{CE}$  or  $\overline{WE}$  (whichever happens first) begins programming. Upon executing the Embedded Program<sup>TM</sup> Algorithm command sequence, the system is not required to provide further controls or timings. The device will automatically provide adequate internally generated program pulses and verify the programmed cell margin.

The automatic programming operation is completed when the data on DQ7 is equivalent to data written to this bit at which time the device returns to the read mode and addresses are no longer latched (see Table 8, Hardware Sequence Flags). Therefore, the device requires that a valid address to the device be supplied by the system at this particular instance of time. Hence, Data Polling must be performed at the memory location which is being programmed.

Any commands written to the chip during this period will be ignored. If hardware reset occurs during the programming operation, it is impossible to guarantee the data are being written.

Programming is allowed in any sequence and across sector boundaries. Beware that a data "0" cannot be programmed back to a "1". Attempting to do so may either hang up the device or result in an apparent success according to the data polling algorithm but a read from read/reset mode will show that the data is still "0". Only erase operations can convert "0"s to "1"s.

Figure 18 illustrates the Embedded Programming Algorithm using typical command strings and bus operations.

## Chip Erase

Chip erase is a six bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-

up" command. Two more "unlock" write cycles are then followed by the chip erase command.

Chip erase does not require the user to program the device prior to erase. Upon executing the Embedded Erase<sup>™</sup> Algorithm command sequence the device will automatically program and verify the entire memory for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations.

The automatic erase begins on the rising edge of the last  $\overline{\text{WE}}$  pulse in the command sequence and terminates when the data on DQ7 is "1" (see Write Operation Status section) at which time the device returns to read the mode.

Figure 19 illustrates the Embedded Erase Algorithm using typical command strings and bus operations.

#### Sector Erase

Sector erase is a six bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the sector erase command. The sector address (any address location within the desired sector) is latched on the falling edge of  $\overline{WE}$ , while the command (Data=30H) is latched on the rising edge of  $\overline{WE}$ . After time-out of 50 µs from the rising edge of the last sector erase command, the sector erase operation will begin.

Multiple sectors may be erased concurrently by writing the six bus cycle operations on Table 7. This sequence is followed with writes of the Sector Erase command to addresses in other sectors desired to be concurrently erased. The time between writes must be less than 50  $\mu$ s otherwise that command will not be accepted and erasure will start. It is recommended that processor interrupts be disabled during this time to guarantee this condition. The interrupts can be re-enabled after the last Sector Erase command is written. A time-out of 50  $\mu$ s from the rising edge of the last  $\overline{WE}$  will initiate the execution of the Sector Erase command(s). If another falling edge of the  $\overline{WE}$  occurs within the 50  $\mu$ s time-out window the timer is reset. (Monitor DQ<sub>3</sub> to determine if the sector Erase or Erase Suspend during this time-out period will reset the device to the read mode, ignoring the previous command string. Resetting the device once execution has begun will corrupt the data in that sector. In that case, restart the erase on those sectors and allow them to complete. (Refer to the Write Operation Status section for Sector Erase Timer operation.) Loading the sector erase buffer may be done in any sequence and with any number of sectors (0 to 18).

Sector erase does not require the user to program the device prior to erase. The device automatically programs all memory locations in the sector(s) to be erased prior to electrical erase. When erasing a sector or sectors the remaining unselected sectors are not affected. The system is not required to provide any controls or timings during these operations.

The automatic sector erase begins after the 50  $\mu$ s time out from the rising edge of the  $\overline{WE}$  pulse for the last sector erase command pulse and terminates when the data on DQ7 is "1" (see Write Operation Status section) at which time the device returns to the read mode. Data polling must be performed at an address within any of the sectors being erased.

Figure 19 illustrates the Embedded Erase Algorithm using typical command strings and bus operations.

#### **Erase Suspend**

The Erase Suspend command allows the user to interrupt a Sector Erase operation and then perform data reads from or programs to a sector not being erased. This command is applicable ONLY during the Sector Erase operation which includes the time-out period for sector erase. The Erase Suspend command will be ignored if written during the Chip Erase operation or Embedded Program Algorithm. Writting the Erase Suspend command during the Sector Erase time-out results in immediate termination of the time-out period and suspension of the erase operation.

Writing the Erase Resume command resumes the erase operation. The addresses are "don't-cares" when writing the Erase Suspend or Erase Resume command.

When the Erase Suspend command is written during the Sector Erase operation, the device will take a maximum of 15  $\mu$ s to suspend the erase operation. When the device has entered the erase-suspended mode, the RY/BY output pin and the DQ7 bit will be at logic "1", and DQ6 will stop toggling. The user must use the address of the erasing sector for reading DQ6 and DQ7 to determine if the erase operation has been suspended. Further writes of the Erase Suspend command are ignored.

When the erase operation has been suspended, the device defaults to the erase-suspend-read mode. Reading data in this mode is the same as reading from the standard read mode except that the data must be read from sectors that have not been erase-suspended. Successively reading from the erase-suspended sector while the device is in the erase-suspend-read mode will cause DQ<sub>2</sub> to toggle. (See the section on DQ<sub>2</sub>).

After entering the erase-suspend-read mode, the user can program the device by writing the appropriate command sequence for Program. This program mode is known as the erase-suspend-program mode. Again, programming in this mode is the same as programming in the regular Program mode except that the data must be programmed to sectors that are not erase-suspended. Successively reading from the erase-suspended sector while the device is in the erase-suspend-program mode will cause DQ<sub>2</sub> to toggle. The end of the erase-suspended program operation is detected by the RY/BY output pin, Data polling of DQ<sub>7</sub>, or by the Toggle Bit I (DQ<sub>6</sub>) which is the same as the regular Program operation. Note that DQ<sub>7</sub> must be read from the program address while DQ<sub>6</sub> can be read from any address.

To resume the operation of Sector Erase, the Resume command (30H) should be written. Any further writes of the Resume command at this point will be ignored. Another Erase Suspend command can be written after the chip has resumed erasing.

		Status	DQ7	DQ6	DQ5	DQ3	DQ2
	Embedded	Program Algorithm	DQ7	Toggle	0	0	1
	Embedded	Erase Algorithm	0	Toggle	0	1	Toggle
In Progress	Frees	Erase Suspend Read (Erase Suspended Sector)	1	1	0	0	Toggle (Note 1)
	Erase Suspended Mode	Erase Suspend Read (Non-Erase Suspended Sector)	Data	Data	Data	Data	Data
	Mode	Erase Suspend Program (Non-Erase Suspended Sector)	DQ7	Toggle (Note 2)	0	0	1 (Note 3)
	Embedded	Program Algorithm	DQ7	Toggle	1	0	1
Exceeded Time Limits	Embedded	Erase Algorithm	0	Toggle	1	1	N/A
	Erase Suspended Mode	Erase Suspend Program (Non-Erase Suspended Sector)	DQ7	Toggle	1	0	N/A

## Write Operation Status

## Table 8 Hardware Sequence Flags

#### Notes:

- 1. Performing successive read operations from the erase-suspended sector will cause DQ<sub>2</sub> to toggle.
- 2. Performing successive read operations from any address will cause DQ6 to toggle.
- 3. Reading the byte address being programmed while in the erase-suspend program mode will indicate logic "1" at the DQ<sub>2</sub> bit. However, successive reads from the erase-suspended sector will cause DQ<sub>2</sub> to toggle.

#### DQ7

### Data Polling

The MBM29F800T/B device features Data Polling as a method to indicate to the host that the Embedded Algorithms are in progress or completed. During the Embedded Program Algorithm an attempt to read the device will produce the complement of the data last written to DQ7. Upon completion of the Embedded Program Algorithm, an attempt to read the device will produce the true data last written to DQ7. During the Embedded Erase Algorithm, an attempt to read the device will produce a "0" at the DQ7 output. Upon completion of the Embedded Erase Algorithm an attempt to read the device will produce a "1" at the DQ7 output. The flowchart for Data Polling (DQ7) is shown in Figure 20.

For chip erase and sector erase, the Data Polling is valid after the rising edge of the sixth  $\overline{WE}$  pulse in the six write pulse sequence. Data Polling must be performed at sector address within any of the sectors being erased and not a protected sector. Otherwise, the status may not be valid. Once the Embedded Algorithm operation is close to being completed, the MBM29F800T/B data pins (DQ7) may change asynchronously while the output enable ( $\overline{OE}$ ) is asserted low. This means that the device is driving status information on DQ7 at one instant of time and then that byte's valid data at the next instant of time. Depending on when the system samples the DQ7 output, it may read the status or valid data. Even if the device has completed the Embedded Algorithm operation and DQ7 has a valid data, the data outputs on DQ0 to DQ6 may be still invalid. The valid data on DQ0 to DQ7 will be read on the successive read attempts.

The Data Polling feature is only active during the Embedded Programming Algorithm, Embedded Erase Algorithm or sector erase time-out (see Table 8).

See Figure 9 for the  $\overline{\text{Data}}$  Polling timing specifications and diagrams.

#### DQ<sub>6</sub>

#### Toggle Bit I

The MBM29F800T/B also features the "Toggle Bit I" as a method to indicate to the host system that the Embedded Algorithms are in progress or completed.

During an Embedded Program or Erase Algorithm cycle, successive attempts to read ( $\overline{OE}$  toggling) data from the device will result in DQ<sub>6</sub> toggling between one and zero. Once the Embedded Program or Erase Algorithm cycle is completed, DQ<sub>6</sub> will stop toggling and valid data will be read on the next successive attempts. During programming, the Toggle Bit I is valid after the rising edge of the fourth WE pulse in the four write pulse sequence. For chip erase and sector erase, the Toggle Bit I is valid after the rising edge of the sixth WE pulse in the six write pulse sequence. The Toggle Bit I is active during the sector time out.

In programming, if the sector being written to is protected, the toggle bit I will toggle for about  $2 \mu s$  and then stop toggling without the data having changed. In erase, the device will erase all the selected sectors except for the ones that are protected. If all selected sectors are protected, the chip will toggle the toggle bit for about 100  $\mu s$  and then drop back into read mode, having changed none of the data.

Either  $\overline{CE}$  or  $\overline{OE}$  toggling will cause the DQ<sub>6</sub> to toggle. In addition, an Erase Suspend/Resume command will cause DQ<sub>6</sub> to toggle.

See Figure 10 for the Toggle Bit I timing specifications and diagrams.

## DQ5

#### **Exceeded Timing Limits**

 $DQ_5$  will indicate if the program or erase time has exceeded the specified limits (internal pulse count). Under these conditions  $DQ_5$  will produce a "1". This is a failure condition which indicates that the program or erase cycle was not successfully completed. Data Polling is the only operating function of the device under this condition. The  $\overline{CE}$  circuit

will partially power down the device under these conditions (to approximately 2 mA). The  $\overline{OE}$  and  $\overline{WE}$  pins will control the output disable functions as described in Tables 2 and 3.

The DQ<sub>5</sub> failure condition may also appear if a user tries to program a non blank location without erasing. In this case the device locks out and never completes the Embedded Algorithm operation. Hence, the system never reads a valid data on DQ<sub>7</sub> bit and DQ<sub>6</sub> never stops toggling. Once the device has exceeded timing limits, the DQ<sub>5</sub> bit will indicate a "1." Please note that this is not a device failure condition since the device was incorrectly used.

#### DQ₃

#### Sector Erase Timer

After the completion of the initial sector erase command sequence the sector erase time-out will begin. DQ<sub>3</sub> will remain low until the time-out is complete. Data Polling and Toggle Bit are valid after the initial sector erase command sequence.

If Data Polling or the Toggle Bit I indicates the device has been written with a valid erase command, DQ<sub>3</sub> may be used to determine if the sector erase timer window is still open. If DQ<sub>3</sub> is high ("1") the internally controlled erase cycle has begun; attempts to write subsequent commands to the device will be ignored until the erase operation is completed as indicated by Data Polling or Toggle Bit I. If DQ<sub>3</sub> is low ("0"), the device will accept additional sector erase commands. To insure the command has been accepted, the system software should check the status of DQ<sub>3</sub> prior to and following each subsequent sector erase command. If DQ<sub>3</sub> were high on the second status check, the command may not have been accepted.

Refer to Table 7: Hardware Sequence Flags.

#### DQ2

#### Toggle Bit II

This toggle bit II, along with DQ<sub>6</sub>, can be used to determine whether the device is in the Embedded Erase Algorithm or in Erase Suspend.

Successive reads from the erasing sector will cause DQ<sub>2</sub> to toggle during the Embedded Erase Algorithm. If the device is in the erase-suspended-read mode, successive reads from the erase-suspended sector will cause DQ<sub>2</sub> to toggle. When the device is in the erase-suspended-program mode, successive reads from the byte address of the non-erase suspended sector will indicate a logic "1" at the DQ<sub>2</sub> bit.

DQ<sub>6</sub> is different from DQ<sub>2</sub> in that DQ<sub>6</sub> toggles only when the standard program or Erase, or Erase Suspend Program operation is in progress. The behavior of these two status bits, along with that of DQ<sub>7</sub>, is summarized as follows:

Mode	DQ7	DQ6	DQ2	
Program	DQ7	toggles	1	
Erase	0	toggles	toggles	
Erase Suspend Read (Erase-Suspended Sector) (Note 1)	1	1	toggles	
Erase Suspend Program	DQ7 (Note 2)	toggles	1 (Note 2)	

#### Notes:

- 1. These status flags apply when outputs are read from a sector that has been erase-suspended.
- 2. These status flags apply when outputs are read from the byte address of the non-erase suspended sector.

For example,  $DQ_2$  and  $DQ_6$  can be used together to determine the erase-suspend-read mode ( $DQ_2$  toggles while  $DQ_6$  does not). See also Table 7 and Figure 17.

Furthermore, DQ<sub>2</sub> can also be used to determine which sector is being erased. When the device is in the erase mode, DQ<sub>2</sub> toggles if this bit is read from the erasing sector.

#### RY/BY

#### Ready/Busy

The MBM29F800T/B provides a RY/ $\overline{BY}$  open-drain output pin as a way to indicate to the host system that the Embedded<sup>TM</sup> Algorithms are either in progress or completed. If the output is low, the device is busy with either a program or erase operation. If the output is high, the device is ready to accept any read/write or erase operation. When the RY/ $\overline{BY}$  pin is low, the device will not accept any additional program or erase commands. If the MBM29F800T/B is placed in an Erase Suspend mode, the RY/ $\overline{BY}$  output will be high. Also, since this is an open drain output, many RY/ $\overline{BY}$  pins can be tied together in parallel with a pull up resistor to Vcc.

During programming, the RY/ $\overline{BY}$  pin is driven low after the rising edge of the fourth  $\overline{WE}$  pulse. During an erase operation, the RY/ $\overline{BY}$  pin is driven low after the rising edge of the sixth  $\overline{WE}$  pulse. The RY/ $\overline{BY}$  pin will indicate a busy condition during the RESET pulse. Refer to Figure 11 and 12 for a detailed timing diagram.

Since this is an open-drain output, several RY/BY pins can be tied together in parallel with a pull-up resistor to Vcc.

## RESET

#### Hardware Reset

The MBM29F800T/B device may be reset by driving the RESET pin to VIL. The RESET pin has a pulse requirement and has to be kept low (VIL) for at least 500 ns in order to properly reset the internal state machine. Any operation in the process of being executed will be terminated and the internal state machine will be reset to the read mode 20  $\mu$ s after the RESET pin is driven low. Furthermore, once the RESET pin goes high, the device requires an additional 50 ns before it will allow read access. When the RESET pin is low, the device will be in the standby mode for the duration of the pulse and all the data output pins will be tri-stated. If a hardware reset occurs during a program or erase operation, the data at that particular location will be corrupted. Please note that the RY/BY output signal should be ignored during the RESET pulse. Refer to Figure 12 for the timing diagram. Refer to Temporary Sector Unprotection for additional functionality.

If hardware reset occurs during Embedded Erase Algorithm, there is a possibility that the erasing sector(s) cannot be used.

## **Byte/Word Configuration**

The BYTE pin selects the byte (8-bit) mode or word (16-bit) mode for the MBM29F800T/B device. When this pin is driven high, the device operates in the word (16-bit) mode. The data is read and programmed at DQ<sub>0</sub> to DQ<sub>15</sub>. When this pin is driven low, the device operates in byte (8-bit) mode. Under this mode, the DQ<sub>15</sub>/A-1 pin becomes the lowest address bit and DQ<sub>8</sub> to DQ<sub>14</sub> bits are tri-stated. However, the command bus cycle is always an 8-bit operation and hence commands are written at DQ<sub>0</sub> to DQ<sub>7</sub> and the DQ<sub>8</sub> to DQ<sub>15</sub> bits are ignored. Refer to Figures 13 and 14 for the timing diagram.

## **Data Protection**

The MBM29F800T/B is designed to offer protection against accidental erasure or programming caused by spurious system level signals that may exist during power transitions. During power up the device automatically resets the internal state machine in the read mode. Also, with its control register architecture, alteration of the memory contents only occurs after successful completion of specific multi-bus cycle command sequences.

The device also incorporates several features to prevent inadvertent write cycles resulting form Vcc power-up and power-down transitions or system noise.

## Low Vcc Write Inhibit

To avoid initiation of a write cycle during Vcc power-up and power-down, a write cycle is locked out for Vcc less than 3.2 V (typically 3.7 V). If Vcc < VLKO, the command register is disabled and all internal program/erase circuits are disabled. Under this condition the device will reset to the read mode. Subsequent writes will be ignored until the Vcc level is greater than VLKO. It is the users responsibility to ensure that the control pins are logically correct to prevent unintentional writes when Vcc is above 3.2 V.

If Embedded Erase Algorithm is interrupted, there is possibility that the erasing sector(s) cannot be used.

## Write Pulse "Glitch" Protection

Noise pulses of less than 5 ns (typical) on  $\overline{OE}$ ,  $\overline{CE}$ , or  $\overline{WE}$  will not initiate a write cycle.

## Logical Inhibit

Writing is inhibited by holding any one of  $\overline{OE} = V_{IL}$ ,  $\overline{CE} = V_{IH}$ , or  $\overline{WE} = V_{IH}$ . To initiate a write cycle  $\overline{CE}$  and  $\overline{WE}$  must be a logical zero while  $\overline{OE}$  is a logical one.

#### **Power-Up Write Inhibit**

Power-up of the device with  $\overline{WE} = \overline{CE} = V_{IL}$  and  $\overline{OE} = V_{IH}$  will not accept commands on the rising edge of  $\overline{WE}$ . The internal state machine is automatically reset to the read mode on power-up.

## ■ ABSOLUTE MAXIMUM RATINGS

Storage Temperature	–45°C to +125°C
Ambient Temperature with Power Applied	
Voltage with respect to Ground All pins except A9, OE, RESET(Note 1)	–2.0 V to +7.0 V
Vcc (Note 1)	
A9, OE, RESET(Note 2)	

#### Notes:


- 1. Minimum DC voltage on input or I/O pins are -0.5 V. During voltage transitions, inputs may negative overshoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC voltage on output and I/O pins are Vcc +0.5 V. During voltage transitions, outputs may positive overshoot to Vcc +2.0 V for periods of up to 20 ns.
- 2. Minimum DC input voltage on A<sub>9</sub>,  $\overline{OE}$ , RESET pins are –0.5 V. During voltage transitions, A<sub>9</sub>,  $\overline{OE}$ , RESET pins may negative overshoot Vss to –2.0 V for periods of up to 20 ns. Maximum DC input voltage on A<sub>9</sub>,  $\overline{OE}$ , RESET pins are +13.0 V which may positive overshoot to 13.5 V for periods of up to 20 ns.


Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.


## OPERATING RANGES

Commercial Devices	
Ambient Temperature (TA)	0°C to +70°C
Vcc Supply Voltages	
Vcc for MBM29F800T-90/B-90	
Vcc for MBM29F800T-12/B-12	+4.50 V to +5.50 V
Operating ranges define those limits between which the function	ality of the device is guaranteed.

## ■ MAXIMUM OVERSHOOT







## ■ DC CHARACTERISTICS

#### • TTL/NMOS Compatible

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
lu	Input Leakage Current	VIN = Vss to Vcc, Vcc = Vcc Max.		±1.0	μA
Ilo	Output Leakage Current	Vout = Vss to Vcc, Vcc = Vcc Max.	_	±1.0	μA
Ιμτ	A9, OE, RESET Inputs Leakage Current	Vcc <u>= Vcc Max.</u> A9, OE, RESET= 12.0V		50	μΑ
Icc1	Vcc Active Current (Note 1)	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH} \frac{Byte}{Word}$		40 50	mA
Icc2	Vcc Active Current (Note 2)	$\overline{CE}=Vil,\overline{OE}=ViH$	_	60	mA
Іссз	Vcc Current (Standby)	Vcc = Vcc Max., $\overline{CE}$ = ViH, $\overline{RESET}$ = ViH		1.0	mA
Icc4	Vcc Current (Standby, Reset)	Vcc = Vcc Max., RESET = VIL		1.0	mA
VIL	Input Low Level		-0.5	0.8	V
Vін	Input High Level		2.0	Vcc+0.5	V
Vid	Voltage for Autoselect and Sector Protection (A9, OE, RESET)	Vcc = 5.0V	11.5	12.5	V
Vol	Output Low Voltage Level	IoL = 5.8mA, Vcc = Vcc Min.	_	0.45	V
Vон	Output High Voltage Level	Iон = $-2.5$ mA, Vcc = Vcc Min.	2.4		V
Vlko	Low Vcc Lock-Out Voltage		3.2	4.2	V

#### Notes:

1. The Icc current listed includes both the DC operating current and the frequency dependent component (at 6 MHz). The frequency component typically is 2 mA/MHz, with OE at VIH.

2. Icc active while Embedded Algorithm (program or erase) is in progress.

## CMOS Compatible

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
lu	Input Leakage Current	VIN = Vss to Vcc, Vcc = Vcc Max.	_	±1.0	μA
Ilo	Output Leakage Current	Vour = Vss to Vcc, Vcc = Vcc Max	_	±1.0	μA
Ιμτ	A9, OE, RESET Inputs Leakage Current	Vcc = Vcc Max. A9, OE, RESET = 12.0V	_	50	μA
Icc1	Vcc Active Current (Note 1)	$\overline{CE} = V_{IL}, \ \overline{OE} = V_{IH} \qquad \qquad \frac{Byte}{Word}$	_	40 50	mA
Icc2	Vcc Active Current (Note 2)	$\overline{CE} = Vil, \ \overline{OE} = Vih$	_	60	mA
Іссз	Vcc Current (Standby)	$\frac{\text{Vcc} = \text{Vcc Max., } \overline{\text{CE}} = \text{Vcc} \pm 0.3\text{V},}{\text{RESET} = \text{Vcc} \pm 0.3\text{V}}$	_	5	μΑ
ICC4	Vcc Current (Standby, Reset)	$\frac{Vcc = Vcc Max.,}{RESET} = Vss \pm 0.3V$		5	μΑ
VIL	Input Low Level		-0.5	0.8	V
Vін	Input High Level		0.7xVcc	Vcc+0.3	V
Vid	Voltage for Autoselect and Sector Protection (A <sub>9</sub> , OE, RESET)	Vcc = 5.0V	11.5	12.5	V
Vol	Output Low Voltage Level	Io∟ = 5.8 mA, Vcc = Vcc Min.	_	0.45	V
Vон1	Output High Voltage Lovel	Iон = $-2.5$ mA, Vcc = Vcc Min.	0.85xVcc		V
Vон2	Output High Voltage Level	Іон = −100 µA, Vcc = Vcc Min.	Vcc-0.4		V
νικο	Low Vcc Lock-out Voltage		3.2	4.2	V

#### Notes:

1. The lcc current listed includes both the DC operating current and the frequency dependent component (at 6 MHz). The frequency component typically is 2 mA/MHz, with  $\overline{\text{OE}}$  at VIH.

2. Icc active while Embedded Algorithm (program or erase) is in progress.


## ■ AC CHARACTERISTICS

#### • Read Only Operations Characteristics

Paran Sym		Description	Tost Satur		-90	-12	Unit
JEDEC Stan- dard		Description	Test Setup		(Note)	(Note)	Onic
tavav	trc	Read Cycle Time		Min.	90	120	ns
tavqv	tacc	Address to Output Delay	$\frac{\overline{CE}}{\overline{OE}} = VIL$	Max.	90	120	ns
telqv	tce	Chip Enable to Output Delay	$\overline{\text{OE}} = \text{Vil}$	Max.	90	120	ns
tGLQV	toe	Output Enable to Output Delay		Max.	60	60	ns
tehqz	tdf	Chip Enable to Output High-Z		Max.	20	30	ns
tghqz	tdf	Output Enable to Output High-Z		Max.	20	30	ns
taxqx	tон			Min.	0	0	ns
	<b>t</b> READY	$\overline{\text{RESET}}$ pin low to read mode		Max.	20	20	μs
	telfl telfh	$\overline{\text{CE}}$ or $\overline{\text{BYTE}}$ switching low or high		Max.	5	5	ns

#### Note:

Test Conditions: Output Load: 1 TTL gate and 100 pF Input rise and fall times: 20 ns Input pulse levels: 0.45V to 2.4V Timing measurement reference level Input: 0.8V and 2.0V Output: 0.8V and 2.0V



#### • Write/Erase/Program Operations Alternate WE Controlled Writes

Parameter Symbols							
Standard		Description		-90	–12	Unit	
twc	Write Cycle	Time	Min.	90	120	ns	
tAS	Address Se	etup Time	Min.	0	0	ns	
tah	Address Hold Time			45	50	ns	
tDS	Data Setup Time			45	50	ns	
tDH	Data Hold	Data Hold Time		0	0	ns	
toes	Output Ena	Output Enable Setup Time		0	0	ns	
toen Enab	Output	Read	Min.	0	0	ns	
	vo Lii	<b>t</b> oeh	Hold Time	Toggle and Data Polling	Min.	10	10
	Standard twc tas taH tDS tDH tOES	Standard       Standard       twc     Write Cycle       tAS     Address Se       tAH     Address Ho       tDS     Data Setup       tDH     Data Hold       tOES     Output Ena       tOEH     Output	Standard     Description       Standard     Write Cycle Time       twc     Write Cycle Time       tAS     Address Setup Time       tAH     Address Hold Time       tDS     Data Setup Time       tDH     Data Hold Time       tOES     Output Enable       tOEH     Read	StandardDescriptionStandardDescriptiontwcWrite Cycle TimetASAddress Setup TimetAAAddress Hold TimetAHAddress Hold TimetDSData Setup TimetDAData Setup TimetDHData Hold TimetOESOutput EnabletOEHReadMin.	StandardDescription————————————————— ————————— ——————— Min.—————————— ————— 90twcWrite Cycle TimeMin.90twcAddress Cycle TimeMin.90tAsAddress Setup TimeMin.0tAHAddress Hold TimeMin.45tDsData Setup TimeMin.45tDHData Hold TimeMin.0tOEsOutput Esetup TimeMin.0tOEsOutput Esetup TimeMin.0	StandardDescription $-90$ $-12$ StandardWrite Cycle TimeMin.90120twcWrite Cycle TimeMin.90120tASAddress Setup TimeMin.00tAHAddress Hold TimeMin.4550tDSData Setup TimeMin.4550tDHData Hold TimeMin.00tDHData Hold TimeMin.00tDEHOutput EnableSetup TimeMin.00tDEHOutput EnableReadMin.00	

(Continued)

(Continued)

Parameter Symbols						
JEDEC	Standard	Description		-90	-12	Unit
tGHWL	tGHWL	Read Recover Time Before Write	Min.	0	0	ns
tELWL	tcs	CE Setup Time	Min.	0	0	ns
twhen	tсн	CE Hold Time	Min.	0	0	ns
twlwh	twp	Write Pulse Width	Min.	45	50	ns
twhwL	twpн	Write Pulse Width High	Min.	20	20	ns
twnww11	twhwh1	Byte Programming Operation	Тур.	16	16	μs
4	twhwh2	Sector Erase Operation (Note 1)	Тур.	1	1	sec
twnwh2	twnwnz		Max.	15	15	sec
	tvcs	Vcc Set Up Time	Min.	50	50	μs
	<b>t</b> vlht	Voltage Transition Time (Note 2)	Min.	4	4	μs
	twpp	Write Pulse Width (Note 2)	Min.	100	100	μs
	toesp	$\overline{OE}$ Setup Time to $\overline{WE}$ Active (Note 2)	Min.	4	4	μs
	tCSP	CE Setup Time to WE Active (Note 2)	Min.	4	4	μs
	trp	RESET Pulse Width	Min.	500	500	ns
	tflqz	BYTE Switching Low to Output High-Z	Max.	30	30	ns
	tBUSY	Program/Erase Valid to RY/BY Delay	Min.	35	50	ns

#### Notes:

This does not include the preprogramming time.
 This timing is for Sector Protection operation.

## Write/Erase/Program Operations Alternate CE Controlled Writes


Paramet	er Symbols						
JEDEC	Standard		Description		-90	-12	Unit
tavav	twc	Write Cycle Tim	e	Min.	90	120	ns
<b>t</b> AVEL	tAS	Address Setup	Гіme	Min.	0	0	ns
<b>t</b> ELAX	tан	Address Hold Ti	me	Min.	45	50	ns
<b>t</b> dveh	tDS	Data Setup Time	e	Min.	45	50	ns
<b>t</b> ehdx	tDH	Data Hold Time		Min.	0	0	ns
	toes	Output Enable S	Setup Time	Min.	0	0	ns
		Output Enable	Read	Min.	0	0	ns
toeh	<b>t</b> oeh	Hold Time	Toggle and Data Polling	Min.	10	10	ns
tGHEL	tGHEL	Read Recover T	ime Before Write	Min.	0	0	ns
twlel	tws	WE Setup Time	WE Setup Time		0	0	ns
tenwh	twn	WE Hold Time		Min.	0	0	ns
<b>t</b> ELEH	tCP	CE Pulse Width		Min.	45	50	ns
tehel	tсрн	CE Pulse Width	High	Min.	20	20	ns
twnww11	twnwwn	Byte Programmi	ng Operation	Тур.	16	16	μs
				Тур.	1	1	sec
twhwh2	twhwh2	Sector Erase Op	peration (Note)	Max.	15	15	sec
	tvcs	Vcc Set Up Time	9	Min.	50	50	μs
	trp	RESET Pulse W	RESET Pulse Width		500	500	ns
	tflqz	BYTE Switching	Low to Output High-Z	Max.	30	30	ns
	tBUSY	Program/Erase	Valid to RY/BY Delay	Min.	35	50	ns


#### Note:


This does not include the preprogramming time.

## SWITCHING WAVEFORMS

• Key to Switching Waveforms








#### Notes:

- 1. PA is address of the memory location to be programmed.
- 2. PD is data to be programmed at byte address.
- 3.  $\overline{DQ}_7$  is the output of the complement of the data written to the device.
- 4. DOUT is the output of the data written to the device.
- 5. Figure indicates last two bus cycles out of four bus cycle sequence.
- 6. These waveforms are for the x16 mode.


## Figure 6 Alternate WE Controlled Program Operation Timings



#### Notes:

- 1. PA is address of the memory location to be programmed.
- 2. PD is data to be programmed at byte address.
- 3.  $\overline{DQ}_7$  is the output of the complement of the data written to the device.
- 4. DOUT is the output of the data written to the device.
- 5. Figure indicates last two bus cycles out of four bus cycle sequence.
- 6. These waveforms are for the x16 mode.


#### Figure 7 Alternate CE Controlled Program Operation Timings




- Chip Erase.
- 2. These waveforms are for the x16 mode. The addresses differ from x8 mode.


Figure 8 AC Waveforms Chip/Sector Erase Operations


## MBM29F800T/800B








## MBM29F800T/800B





















Table 9 Embedded Programming Algorithm

Bus Operations	Command Sequence Comments	
Standby*		
Write	Program	Valid Address/Data Sequence
Read		Data Polling to Verify Programming
Standby*		Compare Data Output to Data Expected


\*Device is either powered-down, erase inhibit or program inhibit.





#### Table 10 Embedded Erase Algorithm


Bus Operations	Command Sequence Comments	
Standby*		
Write	Erase	
Read		Data Polling to Verify Erasure
Standby*		Compare Output to FFH

\*Device is either powered-down, erase inhibit or program inhibit.









### ERASE AND PROGRAMMING PERFORMANCE

	Limits		11.2	2	
Parameter	Min.	Тур.	Max.	Unit	Comments
Sector Erase Time		1	15	sec	Excludes 00H programming prior to erasure
Byte Programming Time		16	1000	μs	Excludes system-level over- head
Chip Programming Time	_	16	50	sec	Excludes system-level over- head
Erase/Program Cycle	100,000	1,000,000		Cycles	

### ■ TSOP PIN CAPACITANCE

Parameter Symbol	Parameter Description	Test Setup	Тур.	Max.	Unit
Cin	Input Capacitance	VIN = 0	T.B.D	T.B.D	pF
Соит	Output Capacitance	Vout = 0	T.B.D	T.B.D	pF
CIN2	Control Pin Capacitance	Vin = 0	T.B.D	T.B.D	pF

#### Note:

Test conditions  $T_A = 25^{\circ}C$ , f = 1.0 MHz


### ■ SOP PIN CAPACITANCE


Parameter Symbol	Parameter Description	Test Setup	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0	T.B.D	T.B.D	pF
Соит	Output Capacitance	Vout = 0	T.B.D	T.B.D	pF
CIN2	Control Pin Capacitance	Vin = 0	T.B.D	T.B.D	pF


#### Note:

Test conditions  $T_A = 25^{\circ}C$ , f = 1.0 MHz

### ■ PACKAGE DIMENSIONS







# FUJITSU LIMITED

For further information please contact:

#### Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-88, Japan Tel: (044) 754-3753 Fax: (044) 754-3329

#### North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A. Tel: (408) 922-9000 Fax: (408) 432-9044/9045

#### Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6–10 63303 Dreieich–Buchschlag Germany Tel: (06103) 690–0 Fax: (06103) 690–122

#### Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED No. 51 Bras Basah Road, Plaza By The Park, #06-04 to #06-07 Singapore 0718 Tel: 336-1600 Fax: 336-1609

P9603 © FUJITSU LIMITED Printed in Japan All Rights Reserved.

Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete Information sufficient for construction purposes is not necessarily given.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu.

Fujitsu reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.