SHARP

	Date Feb.	4. 2003
PRELIMINARY DA	TASHEET	
	DATASHEET	
	128M (x16) Flash Memory	
Model No :	LH28F128BFHBD-PWTLZ1	
	subject to change without notice. Il rights reserved. No reproduction or republication without written permission.	
	sales office to obtain the latest datasheet.	

- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
 - The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
 - Office electronics
 - Instrumentation and measuring equipment
 - Machine tools
 - Audiovisual equipment
 - Home appliance
 - Communication equipment other than for trunk lines
 - (2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
 - Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
 - Mainframe computers
 - Traffic control systems
 - Gas leak detectors and automatic cutoff devices
 - Rescue and security equipment
 - Other safety devices and safety equipment, etc.
 - (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
 - Aerospace equipment
 - Communications equipment for trunk lines
 - Control equipment for the nuclear power industry
 - Medical equipment related to life support, etc.
 - (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- Please direct all queries regarding the products covered herein to a sales representative of the company.

CONTENTS

PAGE

0.8mm pitch 72-Ball CSP Pinout 3
Pin Descriptions 4
Simultaneous Operation Modes Allowed with Eight Planes 5
Memory Map 6
Identifier Codes and OTP Address for Read Operation 8
Identifier Codes and OTP Address for Read Operation on Partition Configuration 8
OTP Block Address Map for OTP Program
Bus Operation 10
Command Definitions 11
Functions of Block Lock and Block Lock-Down 13
Block Locking State Transitions upon Command Write
Block Locking State Transitions upon WP# Transition
Status Register Definition 15

PAGE
Extended Status Register Definition 16
Partition Configuration Register Definition 17
Partition Configuration 17
1 Electrical Specifications 18
1.1 Absolute Maximum Ratings 18
1.2 Operating Conditions 18
1.2.1 Capacitance 19
1.2.2 AC Input/Output Test Conditions 19
1.2.3 DC Characteristics 20
1.2.4 AC Characteristics - Read-Only Operations
1.2.5 AC Characteristics - Write Operations
1.2.6 Reset Operations 27
1.2.7 Block Erase, Bank Erase,(Page Buffer) Program andOTP Program Performance
2 Related Document Information

1

LH28F128BFHBD-PWTLZ1 128Mbit (8Mbit×16) Page Mode Dual Work Flash MEMORY

- 128M density with 16Bit I/O Interface
 2 Bank Enable (BE₀#, BE₁#) Control
- High Performance Reads
 85/35ns 8-Word Page Mode
- Configurative 8-Plane Dual Work
 - Flexible Partitioning
 - Read operations during Block Erase or (Page Buffer) Program
 - Status Register for Each Partition
- Low Power Operation
 - 2.7V Read and Write Operations
 - Automatic Power Savings Mode Reduces I_{CCR} in Static Mode
- Enhanced Code + Data Storage
 5µs Typical Erase/Program Suspends
- OTP (One Time Program) Block
 - 4-Word Factory-Programmed Area
 - 4-Word User-Programmable Area
- High Performance Program with Page Buffer
 - 16-Word Page Buffer
 - + 5µs/Word (Typ.) at 12V $V_{\ensuremath{PP}}$
- Operating Temperature -30°C to +85°C
- CMOS Process (P-type silicon substrate)

- Flexible Blocking Architecture
 - Sixteen 4K-word Parameter Blocks
 - Two-hundred and fifty-four 32K-word Main Blocks
 - Top and Bottom Parameter Location
- Enhanced Data Protection Features
 - Individual Block Lock and Block Lock-Down with Zero-Latency
 - All blocks are locked at power-up or device reset.
 - Absolute Protection with $V_{PP} \leq V_{PPLK}$
 - Block Erase, Bank Erase, (Page Buffer) Word Program Lockout during Power Transitions
- Automated Erase/Program Algorithms
 - 3.0V Low-Power 11µs/Word (Typ.) Programming
 - 12V No Glue Logic 9µs/Word (Typ.) Production Programming and 0.5s Erase (Typ.)
- Cross-Compatible Command Support
 - Basic Command Set
 - Common Flash Interface (CFI)
- Extended Cycling Capability
 - Minimum 100,000 Block Erase Cycles
- 0.8mm pitch 72-Ball CSP
- ETOX^{TM*} Flash Technology
- Not designed or rated as radiation hardened

The product, which is 8-Plane Page Mode Dual Work (Simultaneous Read while Erase/Program) Flash memory, is a low power, high density, low cost, nonvolatile read/write storage solution for a wide range of applications. The product can operate at V_{CC} =2.7V-3.6V and V_{PP} =1.65V-3.6V or 11.7V-12.3V. Its low voltage operation capability greatly extends battery life for portable applications.

The product provides high performance asynchronous page mode. It allows code execution directly from Flash, thus eliminating time consuming wait states. Furthermore, its newly configurative partitioning architecture allows flexible dual work operation.

The memory array block architecture utilizes Enhanced Data Protection features, and provides separate Parameter and Main Blocks that provide maximum flexibility for safe nonvolatile code and data storage.

Fast program capability is provided through the use of high speed Page Buffer Program.

Special OTP (One Time Program) block provides an area to store permanent code such as a unique number.

* ETOX is a trademark of Intel Corporation.




Table 1. Pin Descriptions

Symbol	Туре	Name and Function
A ₀ -A ₂₁	INPUT	ADDRESS INPUTS: Inputs for addresses. A ₀ -A ₂₁
DQ ₀ -DQ ₁₅	INPUT/ OUTPUT	DATA INPUTS/OUTPUTS: Inputs data and commands during CUI (Command User Interface) write cycles, outputs data during memory array, status register, query code, identifier code and partition configuration register code reads. Data pins float to high-impedance (High Z) when the chip or outputs are deselected. Data is internally latched during an erase or program cycle.
BE ₀ #, BE ₁ #	INPUT	BANK ENABLE: Activates the device's control logic, input buffers, decoders and sense amplifiers. BE_0 #-high (V_{IH}) and BE_1 #-high (V_{IH}) deselects the device and reduces power consumption to standby levels.
RST#	INPUT	RESET: When low (V_{IL}), RST# resets internal automation and inhibits write operations which provides data protection. RST#-high (V_{IH}) enables normal operation. After power-up or reset mode, the device is automatically set to read array mode. RST# must be low during power-up/down.
OE#	INPUT	OUTPUT ENABLE: Gates the device's outputs during a read cycle.
WE#	INPUT	WRITE ENABLE: Controls writes to the CUI and array blocks. Addresses and data are latched on the rising edge of $BE_0^{\#}$ or $BE_1^{\#}$ or WE# (whichever goes high first).
WP#	INPUT	WRITE PROTECT: When WP# is V_{IL} , locked-down blocks cannot be unlocked. Erase or program operation can be executed to the blocks which are not locked and not locked-down. When WP# is V_{IH} , lock-down is disabled.
RY/BY#	OPEN DRAIN OUTPUT	READY/BUSY#: Indicates the status of the internal WSM (Write State Machine). When low, WSM is performing an internal operation (block erase, bank erase, (page buffer) program or OTP program). RY/BY#-High Z indicates that the WSM is ready for new commands, block erase is suspended and (page buffer) program is inactive, (page buffer) program is suspended, or the device is in reset mode.
V _{PP}	INPUT	MONITORING POWER SUPPLY VOLTAGE: V _{PP} is not used for power supply pin. With V _{PP} \leq V _{PPLK} , block erase, bank erase, (page buffer) program or OTP program cannot be executed and should not be attempted. Applying 12V±0.3V to V _{PP} provides fast erasing or fast programming mode. In this mode, V _{PP} is power supply pin. Applying 12V±0.3V to V _{PP} during erase/program can only be done for a maximum of 1,000 cycles on each block. V _{PP} may be connected to 12V±0.3V for a total of 80 hours maximum. Use of this pin at 12V beyond these limits may reduce block cycling capability or cause permanent damage.
V _{CC}	SUPPLY	DEVICE POWER SUPPLY (2.7V-3.6V): With $V_{CC} \leq V_{LKO}$, all write attempts to the flash memory are inhibited. Device operations at invalid V_{CC} voltage (see DC Characteristics) produce spurious results and should not be attempted.
GND	SUPPLY	GROUND: Do not float any ground pins.
NC		NO CONNECT: Lead is not internally connected; it may be driven or floated.
DU		DON'T USE: Do not use this pin. This pin should not be connected to any power supplies, signals or other pins and must be floated.

		uole 2. c	minantant	ous ope	iunon nio	ue 5 1 1110 // (Sile i luite	5				
	THEN THE MODES ALLOWED IN THE OTHER PARTITION IS:												
IF ONE PARTITION IS:	Read Array	Read ID/OTP	Read Status	Read Query	Word Program	Page Buffer Program	OTP Program	Block Erase	Bank Erase	Program Suspend	Erase		
Read Array	Х	Х	Х	Х	Х	Х		Х		X	Х		
Read ID/OTP	Х	Х	Х	Х	Х	Х		Х		Х	Х		
Read Status	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х		
Read Query	Х	Х	Х	Х	Х	Х		Х		Х	Х		
Word Program	Х	Х	Х	Х							Х		
Page Buffer Program	Х	X	Х	Х							Х		
OTP Program			Х										
Block Erase	Х	Х	Х	Х									
Bank Erase			Х										
Program Suspend	Х	Х	Х	Х							Х		
Block Erase Suspend	Х	X	Х	Х	Х	Х				X			

Table 2. Simultaneous Operation Modes Allowed with Eight $Planes^{(1,2)}$

"X" denotes the operation available.
 Configurative Partition Dual Work Restrictions:

Status register reflects partition state, not WSM (Write State Machine) state - this allows a status register for each partition. Only one partition can be erased or programmed at a time - no command queuing. Commands must be written to an address within the block targeted by that command.

Se	lected by BE ₀ #=	V _{IL} (Bank 0)		BLO	OCK NUMBER	ADDRESS RA
				70	32K-WORD	1F8000H - 1FFFFFH
				69	32K-WORD	1F0000H - 1F7FFFH
				68	32K-WORD	1E8000H - 1EFFFF
				67 66	32K-WORD	1E0000H - 1E7FFF 1D8000H - 1DFFFF
				65	32K-WORD 32K-WORD	1D0000H - 1D7FFF
	BLOCK NUMBE	ER ADDRESS RANGE		64	32K-WORD	1C8000H - 1CFFFFI
	134 32K-WORD	3F8000H - 3FFFFFH		63	32K-WORD	1C0000H - 1C7FFF
	133 32K-WORD	3F0000H - 3F7FFFH	Ē	62	32K-WORD	1B8000H - 1BFFFFI
	132 32K-WORD	3E8000H - 3EFFFFH	PLANE	61	32K-WORD	1B0000H - 1B7FFF
	131 32K-WORD 130 32K-WORD	3E0000H - 3E7FFFH 3D8000H - 3DFFFFH	LA	60 59	32K-WORD	1A8000H - 1AFFFF
	130 32K-WORD 129 32K-WORD	3D0000H - 3D7FFFH	Б	58	32K-WORD 32K-WORD	1A0000H - 1A7FFF 198000H - 19FFFFH
	128 32K-WORD	3C8000H - 3CFFFFH	(UNIFORM	57	32K-WORD	190000H - 197FFFH
	127 32K-WORD	3C0000H - 3C7FFFH	LE LE	56	32K-WORD	188000H - 18FFFFH
Ω.	126 32K-WORD	3B8000H - 3BFFFFH	E	55	32K-WORD	180000H - 187FFFH
Ē	125 32K-WORD	3B0000H - 3B7FFFH	E	54	32K-WORD	178000H - 17FFFFH
Ą	124 32K-WORD	3A8000H - 3AFFFFH	5	53	32K-WORD	170000H - 177FFFH
Ы	123 32K-WORD 122 32K-WORD	3A0000H - 3A7FFFH 398000H - 39FFFFH		52	32K-WORD	168000H - 16FFFF
7	122 32K-WORD 121 32K-WORD	390000H - 397FFFH	Ē	51	32K-WORD 32K-WORD	_ 160000H - 167FFFH 158000H - 15FFFFH
2	120 32K-WORD	388000H - 38FFFFH	E S	49	32K-WORD	150000H - 157FFFH
Õ	119 32K-WORD	380000H - 387FFFH	PLANE1	48	32K-WORD	148000H - 14FFFF
(UNIFORM PLANE)	118 32K-WORD	378000H - 37FFFFH	<u>ъ</u>	47	32K-WORD	140000H - 147FFFH
Ę.	117 32K-WORD	370000H - 377FFFH		46	32K-WORD	138000H - 13FFFFH
	116 32K-WORD	368000H - 36FFFFH		45	32K-WORD	130000H - 137FFFH
PLANE3	115 32K-WORD	360000H - 367FFFH		44	32K-WORD	128000H - 12FFFF
Z	114 32K-WORD 113 32K-WORD	358000H - 35FFFFH		43	32K-WORD	120000H - 127FFFH
Ą	113 32K-WORD 112 32K-WORD	350000H - 357FFFH 348000H - 34FFFFH		42	32K-WORD 32K-WORD	118000H - 11FFFFF
Ы	111 32K-WORD	340000H - 347FFFH		40	32K-WORD	110000H - 117FFFE 108000H - 10FFFFE
	110 32K-WORD	338000H - 33FFFFH		39	32K-WORD	100000H - 107FFFE
	109 32K-WORD	330000H - 337FFFH				
	108 32K-WORD	328000H - 32FFFFH		38	32K-WORD	OF8000H - OFFFFI
	107 32K-WORD	320000H - 327FFFH		37	32K-WORD 32K-WORD	0F0000H - 0F7FFF
	106 32K-WORD 105 32K-WORD	318000H - 31FFFFH		36	32K-WORD	0E8000H - 0EFFFF
	105 32K-WORD 104 32K-WORD	310000H - 317FFFH 308000H - 30FFFFH		35	32K-WORD	0E0000H - 0E7FFF
	103 32K-WORD	300000H - 307FFFH		34	32K-WORD	0D8000H - 0DFFFF
				33	32K-WORD	0D0000H - 0D7FFF
	102 32K-WORD	2F8000H - 2FFFFFH		32	32K-WORD	0C8000H - 0CFFFF 0C0000H - 0C7FFF
	102 32K-WORD 101 32K-WORD	2F0000H - 2F7FFFH		30	32K-WORD 32K-WORD	0B8000H - 0BFFFF
	100 32K-WORD	2E8000H - 2EFFFFH		29	32K-WORD	0B0000H - 0B7FFF
	99 32K-WORD	2E0000H - 2E7FFFH		28	32K-WORD	0A8000H - 0AFFFF
	98 32K-WORD	2D8000H - 2DFFFFH	(ANE)	27	32K-WORD	0A0000H - 0A7FFF
	97 32K-WORD	2D0000H - 2D7FFFH	- IZ	26	32K-WORD	098000H - 09FFFFI
	96 32K-WORD	2C8000H - 2CFFFFH		25	32K-WORD	090000H - 097FFFF
	95 32K-WORD 94 32K-WORD	2C0000H - 2C7FFFH 2B8000H - 2BFFFFH	L L	24	32K-WORD	088000H - 08FFFF
£	94 32K-WORD 93 32K-WORD	2B8000H - 2BFFFFH 2B0000H - 2B7FFFH	臣	23	32K-WORD 32K-WORD	080000H - 087FFF 078000H - 07FFFF
(UNIFORM PLANE)	92 32K-WORD	2A8000H - 2AFFFH	(PARAMETER	21	32K-WORD	070000H - 077FFF
Y,	91 32K-WORD	2A0000H - 2A7FFFH	1¥	20	32K-WORD	068000H - 06FFFF
Ы	90 32K-WORD	298000H - 29FFFFH	A	19	32K-WORD	060000H - 067FFFF
\mathbf{z}	89 32K-WORD	290000H - 297FFFH	¥	18	32K-WORD	058000H - 05FFFF
R	88 32K-WORD	288000H - 28FFFFH	PA	17	32K-WORD	050000H - 057FFF
Q	87 32K-WORD 86 32K-WORD	280000H - 287FFFH 278000H - 27FFFFH		16	32K-WORD	048000H - 04FFFF 040000H - 047FFFF
Ē	86 32K-WORD 85 32K-WORD	270000H - 277FFFH	ШЩ	15 14	32K-WORD 32K-WORD	038000H - 03FFFF
5	83 32K-WORD 84 32K-WORD	268000H - 26FFFFH	PLANE0	13	32K-WORD	030000H - 037FFFF
	83 32K-WORD	260000H - 267FFFH		12	32K-WORD	028000H - 02FFFFI
H	82 32K-WORD	258000H - 25FFFFH	百	11	32K-WORD	020000H - 027FFF
PLANE2	81 32K-WORD	250000H - 257FFFH		10	32K-WORD	018000H - 01FFFF
۲A	80 32K-WORD	248000H - 24FFFFH		9	32K-WORD	010000H - 017FFF
Ы	79 32K-WORD	240000H - 247FFFH		8	32K-WORD	008000H - 00FFFF
	78 <u>32K-WORD</u>	238000H - 23FFFFH		7	4K-WORD	007000H - 007FFH 006000H - 006FFFH
	77 32K-WORD 76 32K-WORD	230000H - 237FFFH 228000H - 22FFFFH		6 5	4K-WORD 4K-WORD	005000H - 005FFFI
	76 <u>32K-WORD</u> 75 <u>32K-WORD</u>	220000H - 227FFFH		4	4K-WORD	004000H - 004FFF
	75 32K-WORD 74 32K-WORD	218000H - 21FFFFH		3	4K-WORD	003000H - 003FFFI
	73 32K-WORD	210000H - 217FFFH		2	4K-WORD	002000H - 002FFFI
	72 32K-WORD	208000H - 20FFFFH		1	4K-WORD	001000H - 001FFFF
		200000H - 207FFFH		0	4K-WORD	000000H - 000FFFH

Figure 2.1. Memory Map (Bottom Parameter)

	BLO	CK NUMBER	_ ADDRESS RA
	134	4K-WORD	3FF000H - 3FFFFFH
	133 132	4K-WORD 4K-WORD	3FE000H - 3FEFFFH 3FD000H - 3FDFFFH
	131	4K-WORD	3FC000H - 3FCFFFH
	130	4K-WORD	3FB000H - 3FBFFFH
	129	4K-WORD	3FA000H - 3FAFFFH
	128 127	4K-WORD 4K-WORD	3F9000H - 3F9FFFH 3F8000H - 3F8FFFH
	126	32K-WORD	3F0000H - 3F7FFFH
	125	32K-WORD	3E8000H - 3EFFFFH
Ш	124	32K-WORD	3E0000H - 3E7FFFH 3D8000H - 3DFFFFH
Z	123 122	32K-WORD 32K-WORD	3D0000H - 3D7FFFH
Ľ	121	32K-WORD	3C8000H - 3CFFFFH
<u></u>	120	32K-WORD	3C0000H - 3C7FFFH
ΕH	119	32K-WORD	3B8000H - 3BFFFFH
H	118 117	32K-WORD 32K-WORD	3B0000H - 3B7FFFH 3A8000H - 3AFFFFH
Ē.	116	32K-WORD	3A0000H - 3A7FFFH
P	115	32K-WORD	398000H - 39FFFFH
PLANE3 (PARAMETER PLANE)	114	32K-WORD	390000H - 397FFFH
Ę	113	32K-WORD	388000H - 38FFFFH
ŝ	112 111	32K-WORD 32K-WORD	380000H - 387FFFH 378000H - 37FFFFH
Ë.	110	32K-WORD	370000H - 377FFFH
F	109	32K-WORD	368000H - 36FFFFH
L.	108	32K-WORD	360000H - 367FFFH
_	107	32K-WORD	358000H - 35FFFFH
	106 105	32K-WORD 32K-WORD	350000H - 357FFFH 348000H - 34FFFFH
	103	32K-WORD	340000H - 347FFFH
	103	32K-WORD	338000H - 33FFFFH
	102	32K-WORD	_ 330000H - 337FFFH
	101 100	32K-WORD 32K-WORD	328000H - 32FFFFH 320000H - 327FFFH
	99	32K-WORD	318000H - 31FFFFH
	98	32K-WORD	310000H - 317FFFH
	97	32K-WORD	308000H - 30FFFFH
	96	32K-WORD	_300000H - 307FFFH
	95	32K-WORD	2F8000H - 2FFFFFH
	94	32K-WORD	2F0000H - 2F7FFFH
	93	32K-WORD	2E8000H - 2EFFFFH
	92 91	32K-WORD 32K-WORD	2E0000H - 2E7FFFH 2D8000H - 2DFFFFH
	90	32K-WORD	2D0000H - 2D7FFF
	89	32K-WORD	2C8000H - 2CFFFFH
	88	32K-WORD	2C0000H - 2C7FFFH
(fr)	87	32K-WORD	2B8000H - 2BFFFFH 2B0000H 2B7FFFH
PLANE2 (UNIFORM PLANE)	86 85	32K-WORD 32K-WORD	2B0000H - 2B7FFFH 2A8000H - 2AFFFFH
Y	84	32K-WORD	2A0000H - 2A7FFFF
Ы	83	32K-WORD	298000H - 29FFFFH
Z	82	32K-WORD	290000H - 297FFFH
2	81	32K-WORD	288000H - 28FFFFH 280000H - 287FFFH
Q	80 79	32K-WORD 32K-WORD	278000H - 27FFFH
Ę	78	32K-WORD	270000H - 277FFFH
5	77	32K-WORD	268000H - 26FFFFH
5	76	32K-WORD	260000H - 267FFFH
Ë	75	32K-WORD	258000H - 25FFFFH 250000H 257EEEH
A	74 73	32K-WORD 32K-WORD	250000H - 257FFFH 248000H - 24FFFFH
Ľ	72	32K-WORD 32K-WORD	240000H - 247FFFH
щ	71	32K-WORD	238000H - 23FFFFH
	70	32K-WORD	230000H - 237FFFH
	69	32K-WORD	228000H - 22FFFFH
	68	32K-WORD	220000H - 227FFFH 218000H - 21FFFFH
	67	32K WODD	
	67 66	32K-WORD 32K-WORD	
	67 66 65	32K-WORD 32K-WORD 32K-WORD	218000H - 217FFFH 210000H - 217FFFH 208000H - 20FFFFH

Selected by $BE_1 #= V_{IL}$ (Bank 1)

BLOCK NUMBER ADDRESS RANGE

	BLC	OCK NUMBER	ADDRESS RAI
	63	32K-WORD	1F8000H - 1FFFFFH
	62	32K-WORD	1F0000H - 1F7FFFH
	61	32K-WORD	1E8000H - 1EFFFFH
	60	32K-WORD	1E0000H - 1E7FFFH
	59	32K-WORD	1D8000H - 1DFFFFH
	58 57	32K-WORD	1D0000H - 1D7FFFH 1C8000H - 1CFFFFH
	56	32K-WORD 32K-WORD	1C0000H - 1C7FFFH
_	55	32K-WORD	1B8000H - 1BFFFFH
ΈÌ	54	32K-WORD	1B0000H - 1B7FFFH
Z	53	32K-WORD	1A8000H - 1AFFFFH
Ľ	52	32K-WORD	1A0000H - 1A7FFFH
Р	51	32K-WORD	198000H - 19FFFFH
Σ	50	32K-WORD	190000H - 197FFFH
Ж	49	32K-WORD	188000H - 18FFFFH 180000H - 187FFFH
H	48	32K-WORD 32K-WORD	178000H - 17FFFH
E	46	32K-WORD	170000H - 177FFFH
5	45	32K-WORD	168000H - 16FFFFH
	44	32K-WORD	160000H - 167FFFH
Щ	43	32K-WORD	158000H - 15FFFFH
Z	42	32K-WORD	150000H - 157FFFH
PLANE1 (UNIFORM PLANE)	41	32K-WORD	148000H - 14FFFFH
Ъ	40	32K-WORD	140000H - 147FFFH
	39	32K-WORD	138000H - 13FFFFH
	38 37	32K-WORD 32K-WORD	130000H - 137FFFH 128000H - 12FFFFH
	36	32K-WORD	120000H - 127FFFH
	35	32K-WORD	118000H - 11FFFFH
	34	32K-WORD	110000H - 117FFFH
	33	32K-WORD	108000H - 10FFFFH
	32	32K-WORD	100000H - 107FFFH
	21	ANK WORD	
	31	32K-WORD 32K-WORD	0F8000H - 0FFFFFH 0F0000H - 0F7FFFH
	29	32K-WORD	0E8000H - 0EFFFFH
	28	32K-WORD	0E0000H - 0E7FFFH
	27	32K-WORD	0D8000H - 0DFFFFH
	26	32K-WORD	0D0000H - 0D7FFFH
	25	32K-WORD	0C8000H - 0CFFFFH
	24	32K-WORD	0C0000H - 0C7FFFH
	23	32K-WORD	0B8000H - 0BFFFFH 0B0000H - 0B7FFFH
Ë	21	32K-WORD 32K-WORD	0A8000H - 0AFFFFH
A	20	32K-WORD	0A0000H - 0A7FFFH
L	19	32K-WORD	098000H - 09FFFFH
II	18	32K-WORD	090000H - 097FFFH
2	17	32K-WORD	088000H - 08FFFFH
ō	16	32K-WORD	080000H - 087FFFH
H	15	32K-WORD	078000H - 07FFFFH
	14	32K-WORD	070000H - 077FFFH
\mathbf{Z}	-		
(UNIFORM PLANE)	13	32K-WORD	068000H - 06FFFFH
\sim	13 12	32K-WORD 32K-WORD	068000H - 06FFFFH 060000H - 067FFFH
\sim	13 12 11	32K-WORD 32K-WORD 32K-WORD	068000H - 06FFFFH 060000H - 067FFFH 058000H - 05FFFFH
\sim	13 12	32K-WORD 32K-WORD	068000H - 06FFFFH 060000H - 067FFFH
\sim	13 12 11 10	32K-WORD 32K-WORD 32K-WORD 32K-WORD	068000H - 06FFFFH 060000H - 067FFFH 058000H - 05FFFFH 050000H - 057FFFH 048000H - 04FFFFH 040000H - 047FFFH
PLANE0 (UN	13 12 11 10 9 8 7	32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD	068000H - 06FFFFH 060000H - 067FFFH 058000H - 057FFFH 050000H - 057FFFH 048000H - 04FFFFH 048000H - 047FFFH 038000H - 03FFFFH
\sim	13 12 11 10 9 8 7 6	32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD	068000H - 06FFFFH 060000H - 067FFFH 058000H - 057FFFH 058000H - 057FFFH 048000H - 04FFFFH 048000H - 047FFFH 038000H - 037FFFH 038000H - 037FFFH
\sim	$ \begin{array}{r} 13\\12\\11\\10\\9\\8\\7\\6\\5\end{array} $	32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD	068000H - 06FFFFH 060000H - 067FFFH 058000H - 057FFFH 058000H - 057FFFH 048000H - 047FFFH 048000H - 047FFFH 040000H - 047FFFH 038000H - 037FFFH 038000H - 027FFFH
\sim	$ \begin{array}{r} 13 \\ 12 \\ 11 \\ 10 \\ 9 \\ 8 \\ 7 \\ 6 \\ 5 \\ 4 \\ 4 \end{array} $	32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD	068000H - 06FFFFH 060000H - 067FFFH 058000H - 05FFFH 058000H - 057FFFH 048000H - 047FFFH 048000H - 047FFFH 038000H - 037FFFH 030000H - 037FFFH 028000H - 02FFFFH 020000H - 027FFFH
\sim	$ \begin{array}{r} 13 \\ 12 \\ 11 \\ 10 \\ 9 \\ 8 \\ 7 \\ 6 \\ 5 \\ 4 \\ 3 \\ \end{array} $	32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD	068000H - 06FFFFH 060000H - 067FFFH 058000H - 05FFFH 050000H - 057FFFH 048000H - 047FFFH 040000H - 047FFFH 038000H - 037FFFH 028000H - 027FFFH 028000H - 027FFFH 018000H - 01FFFFH
\sim	$ \begin{array}{r} 13\\12\\11\\10\\9\\8\\7\\6\\5\\4\\3\\2\end{array} $	32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD	068000H - 06FFFFH 060000H - 067FFFH 058000H - 05FFFH 058000H - 057FFFH 048000H - 047FFFH 048000H - 047FFFH 038000H - 037FFFH 030000H - 037FFFH 028000H - 027FFFH 020000H - 027FFFH
\sim	$ \begin{array}{r} 13 \\ 12 \\ 11 \\ 10 \\ 9 \\ 8 \\ 7 \\ 6 \\ 5 \\ 4 \\ 3 \\ \end{array} $	32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD	068000H - 06FFFFH 060000H - 067FFFH 058000H - 05FFFH 050000H - 05FFFH 048000H - 04FFFFH 040000H - 047FFFH 038000H - 03FFFFH 038000H - 03FFFFH 028000H - 02FFFFH 028000H - 027FFFH 018000H - 01FFFFH 018000H - 017FFFH

Figure 2.2. Memory Map (Top Parameter)

Table 3. Identifier Codes and OTP Address for Read Operation									
	Code	Address [A ₁₅ -A ₀]	Data [DQ ₁₅ -DQ ₀]	Notes					
Manufacturer Code	Manufacturer Code	0000H	00B0H	1					
Device Code	Device Code	0001H	$00B1H(BE_0 \#= V_{IL})$	1.2					
		0001H	00B0H (BE ₁ #=V _{IL})	1, 2					
Block Lock Configuration	Block is Unlocked		$DQ_0 = 0$	3					
Code	Block is Locked	Block	$DQ_0 = 1$	3					
	Block is not Locked-Down	- Address + 2	$DQ_1 = 0$	3					
	Block is Locked-Down		$DQ_1 = 1$	3					
Device Configuration Code	Partition Configuration Register	0006H	PCRC	1,4					
OTP	OTP Lock	0080H	OTP-LK	1, 5, 7					
	OTP	0081-0088H	OTP	1, 6, 7					

1. The address A₂₁-A₁₆ are shown in below table for reading the manufacturer code, device code, device configuration code and OTP data.

2. Bank 0 (selected by $BE_0 #= V_{IL}$) has its parameter blocks in the plane0 (The lowest address within the bank). Bank 1 (selected by BE₁#=V_{IL}) has its parameter blocks in the plane3 (The highest address within the bank).

3. Block Address = The beginning location of a block address within the partition to which the Read Identifier Codes/OTP command (90H) has been written.

- DQ₁₅-DQ₂ are reserved for future implementation.
- 4. PCRC=Partition Configuration Register Code.
- 5. OTP-LK=OTP Block Lock configuration.
- 6. OTP=OTP Block data.
- 7. When the data within OTP block is read, $BE_0^{\#}$ must be V_{IL} . OTP block in Bank 1 (selected by $BE_1^{\#}=V_{IL}$) should not be used.

Partition C	Configuration I	Register ⁽²⁾	Address ⁽³⁾			
PCR.10	PCR.9	PCR.8	[A ₂₁ -A ₁₆]			
0	0	0	00H			
0	0	1	00H or 10H			
0	1	0	00H or 20H			
1	0	0	00H or 30H			
0	1	1	00H or 10H or 20H			
1	1	0	00H or 20H or 30H			
1	0	1	00H or 10H or 30H			
1	1	1	00H or 10H or 20H or 30H			

Table 4. Identifier Codes and OTP Address for Read Operation on Partition Configuration⁽¹⁾

NOTES:

- 1. The address to read the identifier codes or OTP data is dependent on the partition which is selected when writing the Read Identifier Codes/OTP command (90H).
- 2. Refer to Table 12 for the partition configuration register.
- 3. When the data within OTP block is read, BE_0 # must be V_{IL} . OTP block in Bank 1 (selected by BE_1 #= V_{IL}) should not be used.




Figure 3. OTP Block Address Map for OTP Program⁽¹⁾ (The area outside 80H~88H cannot be used.)

NOTE:

1. When the OTP program operation is executed, write the OTP Program command with $BE_0\#$ at V_{IL} . OTP block in Bank 1 (selected by $BE_1\#=V_{IL}$) should not be used.

Table 5. Bus $Operation^{(1, 2)}$										
Mode		Notes	RST#	BE₀#	BE1#	OE#	WE#	Address	V _{PP}	DQ ₀₋₁₅
	Bank 0			V _{IL}	V _{IH}					D
Read Array	Bank 1	6	V_{IH}	V _{IH}	V _{IL}	V _{IL}	V _{IH}	Х	Х	D _{OUT}
	Inhibited			V _{IL}	V _{IL}					N/A
Output Disable			V _{IH}	V _{IL}	V _{IL}	V _{IH}	V _{IH}	Х	Х	High Z
	Bank 0			V _{IH}	V _{IL}				Х	
Standby	Bank 1		V _{IH}	V _{IL}	V _{IH}	Х	Х	Х		High Z
	Bank 0, 1			V _{IH}	V _{IH}					
Reset		3	V _{IL}	Х	Х	Х	Х	Х	Х	High Z
	Bank 0		V _{IH}	V _{IL}	V _{IH}	V _{IL}	V _{IH}	See Table 3 and Table 4	X	See
Read Identifier Codes/OTP	Bank 1	6,9		V _{IH}	V _{IL}					Table 3 and Table 4
	Inhibited			V _{IL}	V _{IL}					N/A
	Bank 0			V _{IL}	V _{IH}					See
Read Query	Bank 1	6,7	V_{IH}	V _{IH}	V _{IL}	V _{IL}	V _{IH}	See Appendix	Х	Appendix
	Inhibited			V _{IL}	V _{IL}			Appendix		N/A
	Bank 0			V _{IL}	V _{IH}		V _{IL}			D
Write	Bank 1	4,5, 6,8	V_{IH}	V _{IH}	V _{IL}	V_{IH}		Х	Х	D _{IN}
	Inhibited	0,0		V _{IL}	V _{IL}					N/A

1. Refer to DC Characteristics. When $V_{PP} \leq V_{PPLK}$, memory contents can be read, but cannot be altered. 2. X can be V_{IL} or V_{IH} for control pins and addresses, and V_{PPLK} or $V_{PPH1/2}$ for V_{PP} . See DC Characteristics for V_{PPLK} and $V_{PPH1/2}$ voltages. 3. RST# at GND±0.2V ensures the lowest power consumption.

4. Command writes involving block erase, (page buffer) program or OTP program are reliably executed when $V_{PP}=V_{PPH1/2}$ and $V_{CC}=2.7V-3.6V$. Command writes involving bank erase are reliably executed when $V_{PP}=V_{PPH1}$ and $V_{CC}=2.7V-3.6V$.

5. Refer to Table 6 for valid D_{IN} during a write operation. 6. Never hold OE# low and WE# low at the same timing.

7. Refer to Appendix of LH28F128BF series for more information about query code.

8. While the erase or program operation is executed in one bank, it is inhibited to execute the erase or program operation in another bank.

9. When the data within OTP block is read, BE_0 must be V_{IL} . OTP block in Bank 1 (selected by $BE_1 #= V_{II}$) should not be used.

Table 6. Command $Definitions^{(12)}$									
	Bus		I	First Bus Cyc	le	Second Bus Cycle			
Command	Cycles Req'd	Notes	Oper ⁽¹⁾	Addr ⁽²⁾	Data	Oper ⁽¹⁾	Addr ⁽²⁾	Data ⁽³⁾	
Read Array	1		Write	PA	FFH				
Read Identifier Codes/OTP	≥2	4,11	Write	PA	90H	Read	IA or OA	ID or OD	
Read Query	≥2	4	Write	PA	98H	Read	QA	QD	
Read Status Register	2		Write	PA	70H	Read	PA	SRD	
Clear Status Register	1		Write	PA	50H				
Block Erase	2	5	Write	BA	20H	Write	BA	D0H	
Bank Erase	2	5,9	Write	Х	30H	Write	Х	D0H	
Program	2	5,6	Write	WA	40H or 10H	Write	WA	WD	
Page Buffer Program	≥4	5,7	Write	WA	E8H	Write	WA	N-1	
Block Erase and (Page Buffer) Program Suspend	1	8,9	Write	PA	B0H				
Block Erase and (Page Buffer) Program Resume	1	8,9	Write	PA	D0H				
Set Block Lock Bit	2		Write	BA	60H	Write	BA	01H	
Clear Block Lock Bit	2	10	Write	BA	60H	Write	BA	D0H	
Set Block Lock-down Bit	2		Write	BA	60H	Write	BA	2FH	
OTP Program	2	9,11	Write	OA	СОН	Write	OA	OD	
Set Partition Configuration Register	2		Write	PCRC	60H	Write	PCRC	04H	

1. Bus operations are defined in Table 5.

2. All addresses which are written at the first bus cycle should be the same as the addresses which are written at the second bus cvcle.

X=Any valid address. Bank erase is executed to the bank selected by BE₀# or BE₁#.

PA=Address within the selected partition.

IA=Identifier codes address (See Table 3 and Table 4).

QA=Query codes address. Refer to Appendix of LH28F128BF series for details.

BA=Address within the block being erased, set/cleared block lock bit or set block lock-down bit.

WA=Address of memory location for the Program command or the first address for the Page Buffer Program command. OA=Address of OTP block to be read or programmed (See Figure 3).

PCRC=Partition configuration register code presented on the address A₀-A₁₅.

3. ID=Data read from identifier codes. (See Table 3 and Table 4).

QD=Data read from query database. Refer to Appendix of LH28F128BF series for details.

SRD=Data read from status register. See Table 10 and Table 11 for a description of the status register bits.

WD=Data to be programmed at location WA. Data is latched on the rising edge of WE# or BE₁# or BE₁#

(whichever goes high first) during command write cycles.

OD=Data within OTP block. Data is latched on the rising edge of WE# or BE_0 # or BE_1 #

(whichever goes high first) during command write cycles.

N-1=N is the number of the words to be loaded into a page buffer.

- 4. Following the Read Identifier Codes/OTP command, read operations access manufacturer code, device code, block lock configuration code, partition configuration register code and the data within OTP block (See Table 3 and Table 4). The Read Query command is available for reading CFI (Common Flash Interface) information.
- 5. Block erase, bank erase or (page buffer) program cannot be executed when the selected block is locked. Unlocked block can be erased or programmed when RST# is V_{IH} .

6. Either 40H or 10H are recognized by the CUI (Command User Interface) as the program setup.

7. Following the third bus cycle, input the program sequential address and write data of "N" times. Finally, input the any valid address within the target block to be programmed and the confirm command (D0H). Refer to Appendix of LH28F128BF series for details.

- 8. If the program operation in one partition is suspended and the erase operation in other partition is also suspended, the suspended program operation should be resumed first, and then the suspended erase operation should be resumed next.
- 9. Bank erase and OTP program operations can not be suspended. The OTP Program command can not be accepted while the block erase operation is being suspended.
- 10. Following the Clear Block Lock Bit command, block which is not locked-down is unlocked when WP# is VII. When
- WP# is V_{IH}, lock-down bit is disabled and the selected block is unlocked regardless of lock-down configuration.
 When the data within OTP block is read, BE₀# must be V_{IL}. When the OTP program operation is executed, write the OTP Program command with BE₀# at V_{IL}. OTP block in Bank 1 (selected by BE₁#=V_{IL}) should not be used.
 Commands other than those shown above are reserved by SHARP for future device implementations and should not be
- used.

State	WP#	$\mathrm{DQ}_{1}^{(1)}$	$DQ_0^{(1)}$	State Name	Erase/Program Allowed ⁽²⁾
[000]	0	0	0	Unlocked	Yes
[001] ⁽³⁾	0	0	1	Locked	No
[011]	0	1	1	Locked-down	No
[100]	1	0	0	Unlocked	Yes
[101] ⁽³⁾	1	0	1	Locked	No
[110] ⁽⁴⁾	1	1	0	Lock-down Disable	Yes
[111]	1	1	1	Lock-down Disable	No

Table 7. Functions of Block Lock⁽⁵⁾ and Block Lock-Down

1. $DQ_0=1$: a block is locked; $DQ_0=0$: a block is unlocked.

 $DQ_1=1$: a block is locked-down; $DQ_1=0$: a block is not locked-down.

2. Erase and program are general terms, respectively, to express: block erase, bank erase and (page buffer) program operations.

3. At power-up or device reset, all blocks default to locked state and are not locked-down, that is, [001] (WP#=0) or [101] (WP#=1), regardless of the states before power-off or reset operation.

4. When WP# is driven to V_{IL} in [110] state, the state changes to [011] and the blocks are automatically locked.

5. OTP (One Time Program) block has the lock function which is different from those described above.

Current State				Result after L	Result after Lock Command Written (Next State)				
State	WP#	DQ ₁	DQ ₀	Set Lock ⁽¹⁾	Clear Lock ⁽¹⁾	Set Lock-down ⁽¹⁾			
[000]	0	0	0	[001]	No Change	[011] ⁽²⁾			
[001]	0	0	1	No Change ⁽³⁾	[000]	[011]			
[011]	0	1	1	No Change	No Change	No Change			
[100]	1	0	0	[101]	No Change	[111] ⁽²⁾			
[101]	1	0	1	No Change	[100]	[111]			
[110]	1	1	0	[111]	No Change	[111] ⁽²⁾			
[111]	1	1	1	No Change	[110]	No Change			

Table 8. Block Locking State Transitions upon Command Write⁽⁴⁾

NOTES:

1. "Set Lock" means Set Block Lock Bit command, "Clear Lock" means Clear Block Lock Bit command and "Set Lock-down" means Set Block Lock-Down Bit command.

2. When the Set Block Lock-Down Bit command is written to the unlocked block ($DQ_0=0$), the corresponding block is locked-down and automatically locked at the same time.

3. "No Change" means that the state remains unchanged after the command written.

4. In this state transitions table, assumes that WP# is not changed and fixed V_{IL} or V_{IH} .

	(Current S	State		Result after WP# Transition (Next State)		
Previous State	State	WP#	DQ ₁	DQ ₀	WP#= $0 \rightarrow 1^{(1)}$	WP#= $1 \rightarrow 0^{(1)}$	
-	[000]	0	0	0	[100]	-	
-	[001]	0	0	1	[101]	-	
[110] ⁽²⁾	[011]	0	1	1	[110]	-	
Other than $[110]^{(2)}$	[011]	0		1	[111]	-	
-	[100]	1	0	0	-	[000]	
-	[101]	1	0	1	-	[001]	
-	[110]	1	1	0	-	[011] ⁽³⁾	
-	[111]	1	1	1	-	[011]	

Table 9. Block Locking State Transitions upon WP# Transition⁽⁴⁾

1. "WP#=0 \rightarrow 1" means that WP# is driven to V_{IH} and "WP#=1 \rightarrow 0" means that WP# is driven to V_{IL}.

2. State transition from the current state [011] to the next state depends on the previous state.

3. When WP# is driven to V_{IL} in [110] state, the state changes to [011] and the blocks are automatically locked.

4. In this state transitions table, assumes that lock configuration commands are not written in previous, current and next state.

P	P			Register Definiti		P	D
R	R	R	R	R	R	R	R
15	14	13	12	11	10	9	8
WSMS	BESS	BEFCES	PBPOPS	VPPS	PBPSS	DPS	R
7	6	5	4	3	2	1	0
ENHANCE	= RESERVED F MENTS (R) E STATE MACH		WSMS)	Status Register	NO7		ition not WSN
1 = Ready 0 = Busy SR $6 = \text{BLOC}$	K ERASE SUSI	PEND STATUS	(BESS)	(Write State Ma be occupied by 3 or 4 partitions	achine). Even if the other partit	the SR.7 is "1" ion when the do	, the WSM may
1 = Block	Erase Suspender Erase in Progres	d	(DL33)	Check SR.7 or (page buffer) p SR.1 are invalie	orogram or OTI	P program con	
 SR.5 = BLOCK ERASE AND BANK ERASE STATUS (BEFCES) 1 = Error in Block Erase or Bank Erase 0 = Successful Block Erase or Bank Erase 			If both SR.5 and SR.4 are "1"s after a block erase, bank erase, (page buffer) program, set/clear block lock bit, set block lock-down bit, set partition configuration register attempt, an improper command sequence was entered.				
SR.4 = (PAGE BUFFER) PROGRAM AND OTP PROGRAM STATUS (PBPOPS) 1 = Error in (Page Buffer) Program or OTP Program 0 = Successful (Page Buffer) Program or OTP Program SR.3 = V _{PP} STATUS (VPPS)			SR.3 does not The WSM inte Block Erase, F Program comm report accurate	rrogates and inc Bank Erase, (P nand sequences	licates the V _{PP} age Buffer) Pr s. SR.3 is not	level only after ogram or OTI guaranteed to	
SR.3 = V_{PP} STATUS (VPPS) 1 = V_{PP} LOW Detect, Operation Abort 0 = V_{PP} OK SR.2 = (PAGE BUFFER) PROGRAM SUSPEND STATUS (PBPSS) 1 = (Page Buffer) Program Suspended 0 = (Page Buffer) Program in Progress/Completed				report accurate feedback when $V_{PP} \neq V_{PPH1}$, V_{PPH2} or V_{PPL} SR.1 does not provide a continuous indication of block loc bit. The WSM interrogates the block lock bit only after Bloc Erase, Bank Erase, (Page Buffer) Program or OTP Progra command sequences. It informs the system, depending on the attempted operation, if the block lock bit is set. Reading the block lock configuration codes after writing the Read Identifier Codes/OTP command indicates block lock be status.			only after Block r OTP Program epending on the set. Reading the ting the Read
1 = Erase of	CE PROTECT S or Program Atter d Block, Operat ced	mpted on a		SR.15 - SR.8 at be masked out			
SR.0 = RESER	NED FOR FUT	ΓΠΡΕ ΕΝΗΛΝΟ	TEMENTS (P)				

Table 11. Extended Status Register Definition									
R	R	R	R	R R R R					
15	14	13	12	11 10 9 8					
SMS	R	R	R	R	R	R	R		
7	6	5	4	3	2	1	0		
 XSR.15-8 = RESERVED FOR FUTURE ENHANCEMENTS (R) XSR.7 = STATE MACHINE STATUS (SMS) 1 = Page Buffer Program available 0 = Page Buffer Program not available 				XSR.7="1" ind If XSR.7 is "0" Buffer Program	NOT Page Buffer licates that the , the command in command (E8 uffer is availabl	Program cor entered comma is not accepted BH) should be	nd is accepted.		
XSR.6-0 = RESERVED FOR FUTURE ENHANCEMENTS (R)				XSR.15-8 and XSR.6-0 are reserved for future use and should be masked out when polling the extended status register.					

		Table 12. I	Partition Config	guration R	egist	ter Definition		
R	R	R	R	R		PC2	PC1	PC0
15	14	13	12	11		10	9	8
R	R	R	R	R		R	R	R
7	6	5	4	3		2	1	0
PCR.15-11 = RESERVED FOR FUTURE ENHANCEMENTS (R)PCR.10-8 = PARTITION CONFIGURATION (PC2-0) 000 = No partitioning. Dual Work is not allowed.001 = Plane1-3 are merged into one partition. (default in Bank 0 selected by $BE_0 \#=V_{IL}$)010 = Plane 0-1 and Plane2-3 are merged into one partition respectively.100 = Plane 0-2 are merged into one partition. (default in Bank 1 selected by $BE_1 \#=V_{IL}$)011 = Plane 2-3 are merged into one partition. There are three partitions in this configuration. Dual work operation is available between any two partitions.110 = Plane 0-1 are merged into one partition. There are three partitions in this configuration. Dual work operation is available between any two partitions.101 = Plane 1-2 are merged into one partition. There are three partitions in this configuration. Dual work operation is available between any two partitions.101 = Plane 1-2 are merged into one partition. There are three partitions in this configuration. Dual work operation is available between any two partitions.101 = Plane 1-2 are merged into one partition. There are three partitions in this configuration. Dual work operation is available between any two partitions.101 = Plane 1-2 are merged into one partition. There are three partitions in this configuration. Dual work operation is available between any two partitions.				After po "001" in See Figu PCR.15- should configura	Each tivel two y = R wer- Ban re 4 11 a be ation	n register.	nds to each p ration is availal FUTURE TS (R) FES: et, PCR10-8 (I Bank 1. partition config reserved for hen checking	PC2-0) is set to uration. future use and the partition
PC2 PC1 PC0		ING FOR DUA	L WORK	PC2 PC1	PC0		NING FOR DU	AL WORK N1 PARTITION0
0 0 0		PLANE1	PLANE0	0 1	1	PLANE3	PLANE2	PLANEO
0 0 1		LINOITI PLANET PLANET	DELEVENCE OF CONTRACT OF CONTRACT.	1 1	0	PARTITION2 PAR	LANE2	DITITION0
0 1 0	PARTITIO	LANE1	0NOITI	1 0	1		PARTITION1 IJUNET	PARTITION0
1 0 0	PARTITION1	PARTITIO	0M brane0	1 1	1	PARTITION3 PART	LTION2 PARTITIC	ONI PARTITIONO
		F	igure 4. Partiti	on Config	gurat	ion		
								Rev 2 44

 Electrical Specifications Absolute Maximum Ratings[*] Operating Temperature During Read, Erase and Program30°C to +85°C ⁽¹⁾ 	*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.
	NOTES:
Storage Temperature	1. Operating temperature is for extended temperature product defined by this specification.
During under Bias	2. All specified voltages are with respect to GND.
During non Bias55°C to +125°C	Minimum DC voltage is -0.5V on input/output pins
Voltage On Any Pin	and -0.2V on V_{CC} and V_{PP} pins. During transitions, this level may undershoot to -2.0V for periods <20ns.
	Maximum DC voltage on input/output pins is
(except V_{CC} and V_{PP})	V_{CC} +0.5V which, during transitions, may overshoot to V_{CC} +2.0V for periods <20ns.
	3. Maximum DC voltage on V_{PP} may overshoot to
V_{CC} Supply Voltage0.2V to +3.9V ⁽²⁾	+13.0V for periods <20ns.
	4. V _{PP} erase/program voltage is normally 2.7V-3.6V. Applying 11.7V-12.3V to V _{PP} during erase/program
V_{PP} Supply Voltage0.2V to +12.6V ^(2, 3, 4)	can be done for a maximum of 1,000 cycles on the
	main blocks and 1,000 cycles on the parameter blocks.
	V_{PP} may be connected to 11.7V-12.3V for a total of 80 hours maximum.
Output Short Circuit Current 100mA ⁽⁵⁾	5. Output shorted for no more than one second. No more
	than one output shorted at a time.


1.2 Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Operating Temperature	T _A	-30	+25	+85	°C	
V _{CC} Supply Voltage	V _{CC}	2.7	3.0	3.6	V	1
V _{PP} Voltage when Used as a Logic Control	V _{PPH1}	1.65	3.0	3.6	V	1
V _{PP} Supply Voltage	V _{PPH2}	11.7	12	12.3	V	1, 2
Main Block Erase Cycling: V _{PP} =V _{PPH1}		100,000			Cycles	
Parameter Block Erase Cycling: V _{PP} =V _{PPH1}		100,000			Cycles	
Main Block Erase Cycling: V _{PP} =V _{PPH2} , 80 hrs.				1,000	Cycles	
Parameter Block Erase Cycling: $V_{PP}=V_{PPH2}$, 80 hrs.				1,000	Cycles	
Maximum V _{PP} hours at V _{PPH2}				80	Hours	

NOTES:

1. See DC Characteristics tables for voltage range-specific specification.

2. Applying V_{PP} =11.7V-12.3V during a erase or program can be done for a maximum of 1,000 cycles on the main blocks and 1,000 cycles on the parameter blocks. A permanent connection to V_{PP} =11.7V-12.3V is not allowed and can cause damage to the device.



1.2.1 Capacitance⁽¹⁾ (T_A =+25°C, f=1MHz)

1.2.3 DC Characteristics

V_{CC}=2.7V-3.6V

			•					
Symbol	Paran	neter	Notes	Min.	Тур.	Max.	Unit	Test Conditions
I _{LI}	Input Load Current		1			±2.0	μA	V _{CC} =V _{CC} Max.,
I _{LO}	Output Leakage Current		1			±2.0	μΑ	V _{IN} /V _{OUT} =V _{CC} or GND
I _{CCS}	V _{CC} Standby Current		1,8		8	40	μΑ	$V_{CC}=V_{CC}Max.,$ $BE_0\#=BE_1\#=RST\#=$ $V_{CC}\pm 0.2V,$ $WP\#=V_{CC} \text{ or GND}$
I _{CCAS}	V _{CC} Automatic Power Savings Current		1,4		8	40	μΑ	$V_{CC} = V_{CC}Max.,$ BE ₀ # or BE ₁ #= GND±0.2V, WP#= V_{CC} or GND
I _{CCD}	V _{CC} Reset Power-D	1		8	40	μΑ	RST#=GND±0.2V	
I	Average V _{CC} Read Current Normal Mode		1,7		16	26	mA	$V_{CC} = V_{CC}Max.,$ BE ₀ # or BE ₁ #=V _{IL} ,
I _{CCR}	Average V _{CC} Read Current Page Mode	8 Word Read	1,7		6	11	mA	OE#=V _{IH} , f=5MHz
T	V _{CC} (Page Buffer) P	rogram Current	1,5,7		21	61	mA	V _{PP} =V _{PPH1}
I _{CCW}	V _{CC} (Fage Buller) I	Togram Current	1,5,7		11	21	mA	V _{PP} =V _{PPH2}
т	V _{CC} Block Erase, Ba	ank	1,5,7		11	31	mA	V _{PP} =V _{PPH1}
I _{CCE}	Erase Current		1,5,7		11	31	mA	V _{PP} =V _{PPH2}
I _{CCWS} I _{CCES}	V _{CC} (Page Buffer) P Block Erase Suspend		1,2,7		10	200	μΑ	BE0#=BE1#=VIH
I _{PPS} I _{PPR}	V _{PP} Standby or Read	d Current	1,6,7		4	10	μA	V _{PP} ≤V _{CC}
T	V _{PP} (Page Buffer) P	rogram Current	1,5,6,7		2	5	μΑ	V _{PP} =V _{PPH1}
I _{PPW}	· pp (1 age Durier) I		1,5,6,7		10	30	mA	V _{PP} =V _{PPH2}
Inne	V _{PP} Block Erase, Ba	ink	1,5,6,7		2	5	μA	V _{PP} =V _{PPH1}
I _{PPE}	Erase Current		1,5,6,7		5	15	mA	V _{PP} =V _{PPH2}
I _{PPWS}	V _{PP} (Page Buffer) P	rogram	1,6,7		2	5	μΑ	V _{PP} =V _{PPH1}
-PPWS	Suspend Current		1,6,7		10	200	μΑ	V _{PP} =V _{PPH2}
I _{PPES}	V _{PP} Block Erase Sus	spend Current	1,6,7		2	5	μΑ	V _{PP} =V _{PPH1}
*PPES	PP DIOCK LIASE SUS	pond Current	1,6,7		10	200	μΑ	V _{PP} =V _{PPH2}

Continued)

Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit	Test Conditions
V _{IL}	Input Low Voltage	5	-0.3		0.3	V	
V _{IH}	Input High Voltage	5	V _{CC} -0.3		V _{CC} + 0.3	V	
V _{OL}	Output Low Voltage	5,8			0.3	V	V _{CC} =V _{CC} Min., I _{OL} =100µA
V _{OH}	Output High Voltage	5	V _{CC} -0.3			V	V _{CC} =V _{CC} Min., I _{OH} =-100µA
V _{PPLK}	V _{PP} Lockout during Normal Operations	3,5,6			0.4	V	
V _{PPH1}	V _{PP} during Block Erase, Bank Erase, (Page Buffer) Program or OTP Program Operations		1.65	3.0	3.6	V	
V _{PPH2}	V _{PP} during Block Erase, (Page Buffer) Program or OTP Program Operations	6	11.7	12	12.3	V	
V _{LKO}	V _{CC} Lockout Voltage		1.5			V	

$V_{CC}=2.7V-3.6V$

NOTES:

1. All currents are in RMS unless otherwise noted. Typical values are the reference values at V_{CC} =3.0V and T_{Δ} =+25°C unless V_{CC} is specified.

2. I_{CCWS} and I_{CCES} are specified with the device de-selected. If read or (page buffer) program is executed while in block erase suspend mode, the device's current draw is the sum of I_{CCES} and I_{CCR} or I_{CCW}. If read is executed while in (page buffer) program suspend mode, the device's current draw is the sum of I_{CCWS} and I_{CCR} . 3. Block erase, bank erase, (page buffer) program and OTP program are inhibited when $V_{PP} \leq V_{PPLK}$, and not guaranteed in

the range between $V_{PPLK}(max.)$ and $V_{PPH1}(min.)$, between $V_{PPH1}(max.)$ and $V_{PPH2}(min.)$ and above $V_{PPH2}(max.)$.

4. The Automatic Power Savings (APS) feature automatically places the device in power save mode after read cycle completion. Standard address access timings (t_{AVOV}) provide new data when addresses are changed.

5. Sampled, not 100% tested.

6. V_{PP} is not used for power supply pin. With $V_{PP} \leq V_{PPLK}$, block erase, bank erase, (page buffer) program and OTP program cannot be executed and should not be attempted.

Applying 12V±0.3V to V_{PP} provides fast erasing or fast programming mode. In this mode, V_{PP} is power supply pin and supplies the memory cell current for block erasing and (page buffer) programming. Use similar power supply trace widths and layout considerations given to the V_{CC} power bus.

Applying 12V±0.3V to V_{PP} during erase/program can only be done for a maximum of 1,000 cycles on each block. V_{PP} may be connected to $12V\pm0.3V$ for a total of 80 hours maximum.

7. The operating current in dual work is the sum of the operating current (read, erase, program) in each plane.

8. Includes RY/BY#.

1.2.4 AC Characteristics - Read-Only Operations⁽¹⁾

$V_{CC}=2.7V-3.6V, T_{A}=-30^{\circ}C \text{ to }+85^{\circ}C$	V_{C}	c = 2.7 V - 3	.6V, Τ _Δ	=-30°C	to +85°C
--	---------	---------------	---------------------	--------	----------


Symbol	Parameter	Notes	Min.	Max.	Unit
t _{AVAV}	Read Cycle Time		85		ns
t _{AVQV}	Address to Output Delay			85	ns
t _{ELQV}	$BE_0 #$ or $BE_1 #$ to Output Delay	3		85	ns
t _{APA}	Page Address Access Time			35	ns
t _{GLQV}	OE# to Output Delay	3		20	ns
t _{PHQV}	RST# High to Output Delay			150	ns
t _{EHQZ} , t _{GHQZ}	BE_0 or BE_1 or OE to Output in High Z, Whichever Occurs First			20	ns
t _{ELQX}	$BE_0 #$ or $BE_1 #$ to Output in Low Z	2	0		ns
t _{GLQX}	OE# to Output in Low Z	2	0		ns
t _{OH}	Output Hold from First Occurring Address, BE_0 # or BE_1 # or OE # change	2	0		ns
t _{AVEL} , t _{AVGL}	Address Setup to BE_0 # or BE_1 #, OE # Going Low for Reading Status Register		10		ns
$t_{\rm ELAX}, t_{\rm GLAX}$	Address Hold from BE_0 # or BE_1 #, OE# Going Low for Reading Status Register	5, 6	30		ns
t _{EHEL} , t _{GHGL}	BE_0 # or BE_1 #, OE# Pulse Width High for Reading Status Register	6	30		ns


NOTES:

1. See AC input/output reference waveform for timing measurements and maximum allowable input slew rate.

2. Sampled, not 100% tested.

 Sampled, not 100% tested.
 OE# may be delayed up to t_{ELQV} — t_{GLQV} after the falling edge of BE₀# or BE₁# without impact to t_{ELQV}.
 Address setup time (t_{AVEL}, t_{AVGL}) is defined from the falling edge of BE₀# or BE₁# or OE# (whichever goes low last).
 Address hold time (t_{ELAX}, t_{GLAX}) is defined from the falling edge of BE₀# or BE₁# or OE# (whichever goes low last).
 Specifications t_{AVEL}, t_{AVGL}, t_{ELAX}, t_{GLAX} and t_{EHEL}, t_{GHGL} for read operations apply to only status register read operations. operations.





1.2.5 AC Characteristics - Write Operations^{(1), (2)}

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{AVAV}	Write Cycle Time		85		ns
t _{PHWL} (t _{PHEL})	RST# High Recovery to WE# (BE_0 # or BE_1 #) Going Low	3	150		ns
$t_{ELWL} (t_{WLEL})$	BE_0 or BE_1 (WE#) Setup to WE# (BE_0 # or BE_1 #) Going Low		0		ns
$t_{WLWH}(t_{ELEH})$	WE# (BE $_0$ # or BE $_1$ #) Pulse Width	4	60		ns
t _{DVWH} (t _{DVEH})	Data Setup to WE# (BE $_0$ # or BE $_1$ #) Going High	8	40		ns
$t_{\rm AVWH} (t_{\rm AVEH})$	Address Setup to WE# (BE $_0$ # or BE $_1$ #) Going High	8	50		ns
$t_{\rm WHEH} \left(t_{\rm EHWH} ight)$	BE_0 # or BE_1 # (WE#) Hold from WE# (BE_0 # or BE_1 #) High	E ₁ #) 0			ns
$t_{WHDX} (t_{EHDX})$	Data Hold from WE# (BE ₀ # or BE ₁ #) High		0		ns
$t_{WHAX} (t_{EHAX})$	Address Hold from WE# (BE_0 # or BE_1 #) High		0		ns
$t_{\rm WHWL} (t_{\rm EHEL})$	WE# (BE $_0$ # or BE $_1$ #) Pulse Width High	5	30		ns
$t_{\rm SHWH} \left(t_{\rm SHEH} \right)$	WP# High Setup to WE# (BE_0 # or BE_1 #) Going High	3	0		ns
t _{VVWH} (t _{VVEH})	V_{PP} Setup to WE# (BE ₀ # or BE ₁ #) Going High	3	200		ns
$t_{\rm WHGL}$ ($t_{\rm EHGL}$)	Write Recovery before Read		30		ns
t _{QVSL}	WP# High Hold from Valid SRD, RY/BY# High Z	3,6	0		ns
t _{QVVL}	V _{PP} Hold from Valid SRD, RY/BY# High Z	3, 6	0		ns
$t_{WHR0} (t_{EHR0})$	WE# (BE ₀ # or BE ₁ #) High to SR.7 Going "0"	3, 7		t_{AVQV}^+ 40	ns
$t_{WHRL} (t_{EHRL})$	WE# (BE ₀ # or BE ₁ #) High to RY/BY# Going Low	3		100	ns

NOTES:

1. The timing characteristics for reading the status register during block erase, bank erase, (page buffer) program and OTP program operations are the same as during read-only operations. Refer to AC Characteristics for read-only operations.


2. A write operation can be initiated and terminated with either $BE_0\#$ or $BE_1\#$ or WE#.

3. Sampled, not 100% tested.


4. Write pulse width (t_{WP}) is defined from the falling edge of BE_0 or BE_1 or WE (whichever goes low last) to the rising edge of BE₀# or BE₁# or WE# (whichever goes high first). Hence, $t_{WP}=t_{WLWH}=t_{ELEH}=t_{WLEH}=t_{ELWH}$. 5. Write pulse width high (t_{WPH}) is defined from the rising edge of BE₀# or BE₁# or WE# (whichever goes high first) to the

6. V_{PP} should be held at V_{PP}=V_{PPH1/2} until determination of block erase, (page buffer) program or OTP program success (SR.1/3/4/5=0) and held at V_{PP}=V_{PPH1/2} until determination of bank erase success (SR.1/3/5=0).
7. t_{WHR0} (t_{EHR0}) after the Read Query or Read Identifier Codes/OTP command=t_{AVQV}+100ns.

8. Refer to Table 6 for valid address and data for block erase, bank erase, (page buffer) program, OTP program or lock bit configuration.



Rev. 2.44



5					
t _{PLPH}	RST# Low to Reset during Read (RST# should be low during power-up.)	1, 2, 3	100		ns
t _{PLRH}	RST# Low to Reset during Erase or Program	1, 3, 4		22 µs	
t _{2VPH}	V _{CC} 2.7V to RST# High	1, 3, 5	100		ns
t _{VHQV}	V _{CC} 2.7V to Output Delay	3		1	ms
MAREA	-		•		

1. A reset time, t_{PHQV}, is required from the later of SR.7 (RY/BY#) going "1" (High Z) or RST# going high until outputs are valid. Refer to AC Characteristics - Read-Only Operations for t_{PHQV} . 2. t_{PLPH} is <100ns the device may still reset but this is not guaranteed.

3. Sampled, not 100% tested.

4. If RST# asserted while a block erase, bank erase, (page buffer) program or OTP program operation is not executing, the reset will complete within 100ns.

5. When the device power-up, holding RST# low minimum 100ns is required after V_{CC} has been in predefined range and also has been in stable there.

Rev. 2.44

27

1.2.7	Block Erase,	Bank Erase,	(Page	Buffer)	Program and	OTP Pro	gram Per	formance ⁽³⁾

	V_{CC} =2.7V-3.6V, T_{A} =-30°C to +85°C									
Symbol	Symbol Parameter	Notes	Page Buffer Command is	V _{PP} =V _{PPH1} (In System)			V _{PP} =V _{PPH2} (In Manufacturing)			Unit
			Used or not Used	Min.	Тур. ⁽¹⁾	Max. ⁽²⁾	Min.	Тур. ⁽¹⁾	Max. ⁽²⁾	
t _{WPB}	4K-Word Parameter Block	2	Not Used		0.05	0.3		0.04	0.12	s
WPB	Program Time	2	Used		0.03	0.12		0.02	0.06	s
t _{WMB}	32K-Word Main Block	2	Not Used		0.38	2.4		0.31	1.0	s
•WMB	Program Time	2	Used		0.24	1.0		0.17	0.5	S
t _{WHQV1} /	Word Program Time	2	Not Used		11	200		9	185	μs
t _{EHQV1}		2	Used		7	100		5	90	μs
t _{WHOV1} / t _{EHOV1}	OTP Program Time	2, 6	Not Used		36	400		27	185	μs
t _{WHQV2} / t _{EHQV2}	4K-Word Parameter Block Erase Time	2	-		0.3	4		0.2	4	s
t _{WHQV3} / t _{EHQV3}	32K-Word Main Block Erase Time	2	-		0.6	5		0.5	5	s
	Bank Erase Time	2			80	700				s
t _{WHRH1} / t _{EHRH1}	(Page Buffer) Program Suspend Latency Time to Read	4	-		5	10		5	10	μs
t _{WHRH2} / t _{EHRH2}	Block Erase Suspend Latency Time to Read	4	-		5	20		5	20	μs
t _{ERES}	Latency Time from Block Erase Resume Command to Block Erase Suspend Command	5	-	500			500			μs

1. Typical values measured at V_{CC} =3.0V, V_{PP} =3.0V or 12V, and T_A =+25°C. Assumes corresponding lock bits are not set. Subject to change based on device characterization.

2. Excludes external system-level overhead.

3. Sampled, but not 100% tested.

4. A latency time is required from writing suspend command (WE# or $BE_0^{\#}$ or $BE_1^{\#}$ going high) until SR.7 going "1" or RY/ BY# going High Z.

5. If the interval time from a Block Erase Resume command to a subsequent Block Erase Suspend command is shorter than t_{ERES} and its sequence is repeated, the block erase operation may not be finished. 6. When the OTP program operation is executed, write the OTP Program command with BE_0 # at V_{IL} .

OTP block in Bank 1 (selected by $BE_1 #= V_{II}$) should not be used.

2 Related Document Information⁽¹⁾

Document No.	Document Name
FUM00701	LH28F128BF series Appendix

NOTE:

1. International customers should contact their local SHARP or distribution sales offices.

A-1 RECOMMENDED OPERATING CONDITIONS

A-1.1 At Device Power-Up

AC timing illustrated in Figure A-1 is recommended for the supply voltages and the control signals at device power-up. If the timing in the figure is ignored, the device may not operate correctly.




Figure A-1. AC Timing at Device Power-Up

For the AC specifications t_{VR} , t_R , t_F in the figure, refer to the next page. See the "ELECTRICAL SPECIFICATIONS" described in specifications for the supply voltage range, the operating temperature and the AC specifications not shown in the next page.

A-1.1.1 Rise and Fall Time

Symbol	Parameter		Min.	Max.	Unit
t _{VR}	V _{CC} Rise Time		0.5	30000	μs/V
t _R	Input Signal Rise Time			1	μs/V
t _F	Input Signal Fall Time	1, 2		1	µs/V

NOTES:

1. Sampled, not 100% tested.

2. This specification is applied for not only the device power-up but also the normal operations.

A-1.2 Glitch Noises

Do not input the glitch noises which are below V_{IH} (Min.) or above V_{IL} (Max.) on address, data, reset, and control signals, as shown in Figure A-2 (b). The acceptable glitch noises are illustrated in Figure A-2 (a).




Figure A-2. Waveform for Glitch Noises

See the "DC CHARACTERISTICS" described in specifications for V_{IH} (Min.) and V_{IL} (Max.).

A-2 RELATED DOCUMENT INFORMATION⁽¹⁾

Document No.	Document Name
AP-001-SD-E	Flash Memory Family Software Drivers
AP-006-PT-E	Data Protection Method of SHARP Flash Memory
AP-007-SW-E	RP#, V _{PP} Electric Potential Switching Circuit

NOTE:

1. International customers should contact their local SHARP or distribution sales office.

A-3 STATUS REGISTER READ OPERATIONS

If AC timing for reading the status register described in specifications is not satisfied, a system processor can check the status register bit SR.15 instead of SR.7 to determine when the erase or program operation has been completed.

	NOTES:
SR.15 = WRITE STATE MACHINE STATUS: (DQ ₁₅) 1 = Ready in All Partitions 0 = Busy in Any Partition	SR.15 indicates the status of WSM (Write State Machine). If SR.15="0", erase or program operation is in progress in any partition.
 SR.7 = WRITE STATE MACHINE STATUS FOR EACH PARTITION: (DQ₇) 1 = Ready in the Addressed Partition 0 = Busy in the Addressed Partition 	SR.7 indicates the status of the partition. If SR.7="0", erase or program operation is in progress in the addressed partition. Even if the SR.7 is "1", the WSM may be occupied by the other partition.

Table A-3-1. Status Register Definition (SR.15 and SR.7)

