

Date Jul. 14. 2003

## PRELIMINARY DATASHEET

# **DATASHEET**

**PRODUCT**: 16M (x16) Flash Memory

MODEL NO: LH28F160BJD-TTL80

O This device datasheet is subject to change without notice.

O Copyright Sharp Co., Ltd. All rights reserved. No reproduction or republication without written permission.

O Contact your local Sharp sales office to obtain the latest datasheet.

- •Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- •When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
- (1) The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
  - •Office electronics
  - •Instrumentation and measuring equipment
  - Machine tools
  - •Audiovisual equipment
  - •Home appliance
  - •Communication equipment other than for trunk lines
- (2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
  - •Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
  - •Mainframe computers
  - •Traffic control systems
  - •Gas leak detectors and automatic cutoff devices
  - •Rescue and security equipment
  - •Other safety devices and safety equipment, etc.
- (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
  - Aerospace equipment
  - •Communications equipment for trunk lines
  - •Control equipment for the nuclear power industry
  - •Medical equipment related to life support, etc.
- (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- •Please direct all queries regarding the products covered herein to a sales representative of the company.

## **CONTENTS**

PAGE	PAGE
1 INTRODUCTION3	5 DESIGN CONSIDERATIONS24
1.1 Features	5.1 Two-Line Output Control
1.2 Product Overview3	5.2 Power Supply Decoupling24
1.3 Product Description4	5.3 V <sub>CC</sub> Transitions
1.3.1 Package Pinout4	5.4 Power-Up/Down Protection
1.3.2 Block Organization4	5.5 Power Dissipation
	5.6 Data Protection Method24
2 PRINCIPLES OF OPERATION7	
2.1 Data Protection8	6 ELECTRICAL SPECIFICATIONS25
	6.1 Absolute Maximum Ratings
3 BUS OPERATION8	6.2 Operating Conditions
3.1 Read8	6.2.1 Capacitance
3.2 Output Disable8	6.2.2 AC Input/Output Test Conditions
3.3 Standby8	6.2.3 DC Characteristics
3.4 Read Identifier Codes9	6.2.4 AC Characteristics - Read-Only Operations 28
3.5 Write9	6.2.5 AC Characteristics - Write Operations
	6.2.6 Alternative CE#-Controlled Writes 30
4 COMMAND DEFINITIONS9	6.2.7 Block Erase, Full Chip Erase, Word Write and
4.1 Read Array Command	Lock-Bit Configuration Performance31
4.2 Read Identifier Codes Command12	
4.3 Read Status Register Command	
4.4 Clear Status Register Command	
4.5 Block Erase Command	
4.6 Full Chip Erase Command	
4.7 Word Write Command	
4.8 Block Erase Suspend Command14	
4.9 Word Write Suspend Command14	
4.10 Set Block and Permanent Lock-Bit Command15	
4.11 Clear Block Lock-Bits Command15	

## LH28F160BJD-TTL80 16M-BIT (1Mbit ×16) **Boot Block Flash MEMORY**

- Low Voltage Operation
  - $-V_{CC} = 3.0V 3.6V$
- 16 bit I/O Interface
- High-Performance Read Access Time
  - 80ns( $V_{CC}$ =3.0V-3.6V)
- **Operating Temperature** 
  - 0°C to +85°C
- Low Power Management

  - Typ. 6μA (V<sub>CC</sub>=3.3V) Standby Current
     Automatic Power Savings Mode Decreases I<sub>CCR</sub> in Static Mode
  - Typ. 120μA ( $V_{CC}$ =3.3V,  $T_A$ =+25°C, f=32kHz) Read Current
- Optimized Array Blocking Architecture
  - Two 4K-word Boot Blocks
  - Six 4K-word Parameter Blocks
  - Thirty-one 32K-word Main Blocks
  - Top Boot Location
- Extended Cycling Capability
  - Minimum 100,000 Block Erase Cycles

## ■ Enhanced Automated Suspend Options

- Word Write Suspend to Read
- Block Erase Suspend to Word Write
- Block Erase Suspend to Read

## ■ Enhanced Data Protection Features

- Block Erase, Full Chip Erase, Word Write and Lock-Bit Configuration Lockout during Power Transitions
- Block Locking with Command
- Permanent Locking
- Automated Block Erase, Full Chip Erase, Word Write and Lock-Bit Configuration
  - Command User Interface (CUI)
  - Status Register (SR)
- SRAM-Compatible Write Interface
- **Industry-Standard Packaging** 
  - 42-Lead DIP(600mil)
- ETOX<sup>TM\*</sup> Nonvolatile Flash Technology
- CMOS Process (P-type silicon substrate)
- Not designed or rated as radiation hardened

SHARP's LH28F160BJD-TTL80 Flash memory is a high-density, low-cost, nonvolatile, read/write storage solution for a wide range of applications.

LH28F160BJD-TTL80 can operate at  $V_{CC}$ =3.0V-3.6V. Its low voltage operation capability realize battery life and suits for cellular phone application.

Its Boot, Parameter and Main-blocked architecture, low voltage and extended cycling provide for highly flexible component suitable for portable terminals and personal computers. Its enhanced suspend capabilities provide for an ideal solution for code + data storage applications.

For secure code storage applications, such as networking, where code is either directly executed out of flash or downloaded to DRAM, the LH28F160BJD-TTL80 offers three levels of protection: selective hardware block locking or flexible software block locking. These alternatives give designers ultimate control of their code security needs.

The LH28F160BJD-TTL80 is manufactured on SHARP's 0.25µm ETOX<sup>TM\*</sup> process technology. It come in industry-standard package: the 42-lead DIP, ideal for board constrained applications.

\*ETOX is a trademark of Intel Corporation.

#### 1 INTRODUCTION

This datasheet contains LH28F160BJD-TTL80 specifications. Section 1 provides a flash memory overview. Sections 2, 3, 4 and 5 describe the memory organization and functionality. Section 6 covers electrical specifications.

#### 1.1 Features

Key enhancements of LH28F160BJD-TTL80 boot block Flash memory are:

- •Low voltage operation
- •Low power consumption
- •Enhanced Suspend Capabilities
- •Boot Block Architecture

#### 1.2 Product Overview

The LH28F160BJD-TTL80 is a high-performance 16M-bit Boot Block Flash memory organized as 1M-word of 16 bits. The 1M-word of data is arranged in two 4K-word boot blocks, six 4K-word parameter blocks and thirty-one 32K-word main blocks which are individually erasable, lockable and unlockable in-system. The memory map is shown in Figure 3.

A Command User Interface (CUI) serves as the interface between the system processor and internal operation of the device. A valid command sequence written to the CUI initiates device automation. An internal Write State Machine (WSM) automatically executes the algorithms and timings necessary for block erase, full chip erase, word write and lock-bit configuration operations.

A block erase operation erases one of the device's 32K-word blocks typically within 1.2s (3.3V  $V_{\rm CC}$ ), 4K-word blocks typically within 0.6s (3.3V  $V_{\rm CC}$ ) independent of other blocks. Each block can be independently erased minimum 100,000 times. Block erase suspend mode allows system software to suspend block erase to read or write data from any other block.

Writing memory data is performed in word increments of the device's 32K-word blocks typically within 33 $\mu$ s (3.3V V<sub>CC</sub>), 4K-word blocks typically within 36 $\mu$ s (3.3V V<sub>CC</sub>). Word write suspend mode enables the system to read data or execute code from any other flash memory array location.

Individual block locking uses a combination of bits, thirtynine block lock-bits and a permanent lock-bit, to lock and unlock blocks. Block lock-bits gate block erase, full chip erase and word write operations, while the permanent lock-bit gates block lock-bit modification and locked block alternation. Lock-bit configuration operations (Set Block Lock-Bit, Set Permanent Lock-Bit and Clear Block Lock-Bits commands) set and cleared lock-bits.

The status register indicates when the WSM's block erase, full chip erase, word write or lock-bit configuration operation is finished.

The access time is 80ns ( $t_{AVQV}$ ) over the operating temperature range (0°C to +85°C) and  $V_{CC}$  supply voltage range of 3.0V-3.6V.

The Automatic Power Savings (APS) feature substantially reduces active current when the device is in static mode (addresses not switching). In APS mode, the typical  $I_{CCR}$  current is  $6\mu A$  (CMOS) at  $3.3 \ V_{CC}$ .

When CE# pin is at  $V_{CC}$ , the  $I_{CC}$  CMOS standby mode is enabled.

Please do not execute reprogramming "0" for the bit which has already been programed "0". Overwrite operation may generate unerasable bit. In case of reprogramming "0" to the data which has been programed "1".

- ·Program "0" for the bit in which you want to change data from "1" to "0".
- ·Program "1" for the bit which has already been programmed "0".

For example, changing data from "10111101" to "10111100" requires "11111110" programming.

## 1.3 Product Description

## 1.3.1 Package Pinout

LH28F160BJD-TTL80 Boot Block Flash memory is available in 42-lead DIP package (see Figure 2).

## 1.3.2 Block Organization

This product features an asymmetrically-blocked architecture providing system memory integration. Each erase block can be erased independently of the others up to 100,000 times. For the address locations of the blocks, see the memory map in Figure 3.

Boot Blocks: The boot block is intended to replace a dedicated boot PROM in a microprocessor or microcontroller-based system. The protection of the boot block is controlled using a block lock-bit.

Parameter Blocks: The boot block architecture includes parameter blocks to facilitate storage of frequently update small parameters that would normally require an EEPROM. By using software techniques, the word-rewrite functionality of EEPROMs can be emulated. Each boot block component contains six parameter blocks of 4K words (4,096 words) each. The protection of the parameter block is controlled using a block lock-bit.

Main Blocks: The reminder is divided into main blocks for data or code storage. Each 32M-bit device contains sixty-three 32K words (32,768 words) blocks. The protection of the main block is controlled using a block lock-bit.




Figure 1. Block Diagram




Figure 2. DIP 42-Lead Pinout

## Table 1. Pin Descriptions

write cycle.  CE# INDICT CHIP ENABLE: Activates the device's control logic, input buffers, decoders and sense amplif			Tuest 1. 1 m 2 estriptions
A <sub>0</sub> -A <sub>19</sub> INPUT  internally latched during a write cycle.  A <sub>15</sub> -A <sub>19</sub> : Main Block Address.  A <sub>12</sub> -A <sub>19</sub> : Boot and Parameter Block Address.  DATA INPUT/OUTPUTS: Inputs data and commands during CUI write cycles; outputs data during memory array, status register and identifier code read cycles. Data pins float to high-impedance when the chip is deselected or outputs are disabled. Data is internally latched during write cycle.  CE# INPUT  CE# INPUT  CHIP ENABLE: Activates the device's control logic, input buffers, decoders and sense amplif	Symbol	Type	Name and Function
DQ <sub>0</sub> -DQ <sub>15</sub> INPUT/ OUTPUT during memory array, status register and identifier code read cycles. Data pins float to high- impedance when the chip is deselected or outputs are disabled. Data is internally latched during write cycle.  CE# INPUT  CHIP ENABLE: Activates the device's control logic, input buffers, decoders and sense amplif	A <sub>0</sub> -A <sub>19</sub>	INPUT	internally latched during a write cycle.  A <sub>15</sub> -A <sub>19</sub> : Main Block Address.
	DQ <sub>0</sub> -DQ <sub>15</sub>		during memory array, status register and identifier code read cycles. Data pins float to high-impedance when the chip is deselected or outputs are disabled. Data is internally latched during a
CE#-nigh descrects the device and reduces power consumption to standby levels.	CE#	INPUT	CHIP ENABLE: Activates the device's control logic, input buffers, decoders and sense amplifiers. CE#-high deselects the device and reduces power consumption to standby levels.
OE# INPUT OUTPUT ENABLE: Gates the device's outputs during a read cycle.	OE#	INPUT	OUTPUT ENABLE: Gates the device's outputs during a read cycle.
WE# INPUT WRITE ENABLE: Controls writes to the CUI and array blocks. Addresses and data are latched the rising edge of the WE# pulse.	WE#	INPUT	WRITE ENABLE: Controls writes to the CUI and array blocks. Addresses and data are latched on the rising edge of the WE# pulse.
$V_{CC}$ SUPPLY De DEVICE POWER SUPPLY: Do not float any power pins. With $V_{CC} \le V_{LKO}$ , all write attempts the flash memory are inhibited. Device operations at invalid $V_{CC}$ voltage (see 6.2.3 DC Characteristics) produce spurious results and should not be attempted.	V <sub>CC</sub>	SUPPLY	
GND SUPPLY GROUND: Do not float any ground pins.	GND	SUPPLY	GROUND: Do not float any ground pins.
NC NO CONNECT: Lead is not internal connected; it may be driven or floated.	NC		NO CONNECT: Lead is not internal connected; it may be driven or floated.

#### 2 PRINCIPLES OF OPERATION

The LH28F160BJD-TTL80 flash memory includes an onchip WSM to manage block erase, full chip erase, word write and lock-bit configuration functions. It allows for: 100% TTL-level control inputs, fixed power supplies during block erase, full chip erase, word write and lock-bit configuration, and minimal processor overhead with RAM-like interface timings.

After initial device power-up (see section 3 Bus Operations), the device defaults to read array mode. Manipulation of external memory control pins allow array read, standby and output disable operations.

Status register and identifier codes can be accessed through the CUI. All functions associated with altering memory contents—block erase, full chip erase, word write, lock-bit configuration, status and identifier codes—are accessed via the CUI and verified through the status register.

Commands are written using standard microprocessor write timings. The CUI contents serve as input to the WSM, which controls the block erase, full chip erase, word write and lock-bit configuration. The internal algorithms are regulated by the WSM, including pulse repetition, internal verification and margining of data. Addresses and data are internally latched during write cycles. Writing the appropriate command outputs array data, accesses the identifier codes or outputs status register data.

Interface software that initiates and polls progress of block erase, full chip erase, word write and lock-bit configuration can be stored in any block. This code is copied to and executed from system RAM during flash memory updates. After successful completion, reads are again possible via the Read Array command. Block erase suspend allows system software to suspend a block erase to read/write data from/to blocks other than that which is suspend. Word write suspend allows system software to suspend a word write to read data from any other flash memory array location.

$A_{19}$ - $A_{0}$ ]	Top Boot	
FFFFF FF000	4K-word Boot Block	0
FEFFF	4K-word Boot Block	1
FE000 FDFFF	4K-word Parameter Block	0
FD000 FCFFF	4K-word Parameter Block	1
FC000 FBFFF	4K-word Parameter Block	2
FB000 FAFFF	4K-word Parameter Block	3
FA000 F9FFF	4K-word Parameter Block	4
F9000 F8FFF	4K-word Parameter Block	5
F8000 F7FFF	32K-word Main Block	0
F0000 EFFFF	32K-word Main Block	1
E8000 E7FFF	32K-word Main Block	2
E0000 DFFFF	32K-word Main Block	3
D8000 D7FFF	32K-word Main Block	4
D0000 CFFFF	32K-word Main Block	5
C8000 C7FFF	32K-word Main Block	6
C0000 BFFFF	32K-word Main Block	7
B8000 B7FFF	32K-word Main Block 32K-word Main Block	8
B0000 AFFFF		
A8000 A7FFF	32K-word Main Block	9
A0000 9FFFF	32K-word Main Block	10
98000 97FFF	32K-word Main Block	11
90000 8FFFF	32K-word Main Block	12
88000 87FFF	32K-word Main Block	13
80000 7FFFF	32K-word Main Block	14
78000 77FFF	32K-word Main Block	15
70000 6FFFF	32K-word Main Block	16
68000 67FFF	32K-word Main Block	17
60000	32K-word Main Block	18
5FFFF 58000	32K-word Main Block	19
57FFF 50000	32K-word Main Block	20
4FFFF 48000	32K-word Main Block	21
47FFF 40000	32K-word Main Block	22
3FFFF 38000	32K-word Main Block	23
37FFF 30000	32K-word Main Block	24
2FFFF 28000	32K-word Main Block	25
27FFF 20000	32K-word Main Block	26
1FFFF 18000	32K-word Main Block	27
17FFF 10000	32K-word Main Block	28
0FFFF 08000	32K-word Main Block	29
07FFF	32K-word Main Block	30

Figure 3. Memory Map

#### 2.1 Data Protection

The CUI, with two-step block erase, full chip erase, word write or lock-bit configuration command sequences, provides protection from unwanted operations. All write functions are disabled when  $V_{\rm CC}$  is below the write lockout voltage  $V_{\rm LKO}$ . The device's block locking capability provides protection from inadvertent code or data alteration by gating block erase, full chip erase and word write operations. Refer to Table 5 for write protection alternatives.

#### **3 BUS OPERATION**

The local CPU reads and writes flash memory in-system. All bus cycles to or from the flash memory conform to standard microprocessor bus cycles.

#### 3.1 Read

The first task is to write the appropriate read mode command (Read Array, Read Identifier Codes or Read Status Register) to the CUI. Upon initial device power-up, the device automatically resets to read array mode. Three control pins dictate the data flow in and out of the component: CE#, OE# and WE#. CE# and OE# must be driven active to obtain data at the outputs. CE# is the device selection control, and when active enables the selected memory device. OE# is the data output (DQ0-DQ15) control and when active drives the selected memory data onto the I/O bus. WE# must be at  $V_{\rm IH}$ . Figure 14 illustrates read cycle.

#### 3.2 Output Disable

With OE# at a logic-high level ( $V_{IH}$ ), the device outputs are disabled. Output pins ( $DQ_0$ - $DQ_{15}$ ) are placed in a high-impedance state.

## 3.3 Standby

CE# at a logic-high level ( $V_{IH}$ ) places the device in standby mode which substantially reduces device power consumption.  $DQ_0$ - $DQ_{15}$  outputs are placed in a high-impedance state independent of OE#. If deselected during block erase, full chip erase, word write or lock-bit configuration, the device continues functioning, and consuming active power until the operation completes.

#### 3.4 Read Identifier Codes

The read identifier codes operation outputs the manufacturer code, device code, block lock configuration codes for each block and the permanent lock configuration code (see Figure 4). Using the manufacturer and device codes, the system CPU can automatically match the device with its proper algorithms. The block lock and permanent lock configuration codes identify locked and unlocked blocks and permanent lock-bit setting.

#### 3.5 Write

Writing commands to the CUI enable reading of device data and identifier codes. They also control inspection and clearing of the status register. When  $V_{CC}$ =3.0V-3.6V, the CUI additionally controls block erase, full chip erase, word write and lock-bit configuration.

The Block Erase command requires appropriate command data and an address within the block to be erased. The Full Chip Erase command requires appropriate command data and an address within the device. The Word Write command requires the command and address of the location to be written. Set Permanent and Block Lock-Bit commands require the command and address within the device (Permanent Lock) or block within the device (Block Lock) to be locked. The Clear Block Lock-Bits command requires the command and address within the device.

The CUI does not occupy an addressable memory location. It is written when WE# and CE# are active. The address and data needed to execute a command are latched on the rising edge of WE# or CE# (whichever goes high first). Standard microprocessor write timings are used. Figures 15 and 16 illustrate WE# and CE# controlled write operations.

## 4 COMMAND DEFINITIONS

Device operations are selected by writing specific commands into the CUI. Table 3 defines these commands.

[A <sub>19</sub> -A <sub>0</sub> ]	Top Boot						
FFFFF							
	Reserved for Future Implementation						
FF003							
FF002	Boot Block 0 Lock Configuration Code						
FF001	Reserved for Future Implementation						
FFFFF	Boot Block 0						
	Reserved for Future Implementation						
FE003	Post Plack 1 Lock Configuration Code						
FE002	Boot Block 1 Lock Configuration Code						
FE001 FE000	Reserved for Future Implementation Boot Block 1						
FDFFF							
ED002	Reserved for Future Implementation						
FD003   FD002	Parameter Block 0 Lock Configuration Code						
FD002 FD001							
FD000	Reserved for Future Implementation						
FCFFF	Parameter Block 0						
F9000	(Parameter Blocks 1 through 4)						
F8FFF	Reserved for Future Implementation						
F8003							
F8002	Parameter Block 5 Lock Configuration Code						
F8001 F8000	Reserved for Future Implementation						
F7FFF	Parameter Block 5						
17/111	Reserved for Future Implementation						
F0003	•						
F0002	Main Block 0 Lock Configuration Code						
F0001	Reserved for Future Implementation						
F0000	Main Block 0						
EFFFF	(Main Blocks 1 through 29)						
08000	(						
07FFF	Reserved for Future Implementation						
00004	Reserved for Future implementation						
00004	Permanent Lock Configuration Code						
00003	Main Block 30 Lock Configuration Code						
00001	Device Code						
00000	Manufacturer Code Main Block 30						
l	wan block 30						

Figure 4. Device Identifier Code Memory Map

Table 2. Bus Operations	Table 2.	Bus	Operations <sup>(1,2)</sup>
-------------------------	----------	-----	-----------------------------

Mode	Notes	CE#	OE#	WE#	Address	DQ <sub>0-15</sub>
Read	6	$V_{IL}$	$V_{IL}$	$V_{IH}$	X	$D_{OUT}$
Output Disable		$V_{IL}$	$V_{IH}$	$V_{IH}$	X	High Z
Standby		$V_{IH}$	X	X	X	High Z
Read Identifier Codes	6	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	See Figure 4	Note 3
Write	4.5,6	$V_{IL}$	$V_{IH}$	$V_{IL}$	X	$D_{IN}$

- 1. Refer to DC Characteristics.
- $\begin{array}{ll} 2. & X \ can \ be \ V_{IL} \ or \ V_{IH} \ for \ control \ pins \ and \ addresses. \\ 3. & See \ Section \ 4.2 \ for \ read \ identifier \ code \ data. \end{array}$
- 4. Command writes involving block erase, full chip erase, word write or lock-bit configuration are reliably executed when V<sub>CC</sub>=3.0V-3.6V.

  5. Refer to Table 3 for valid D<sub>IN</sub> during a write operation.

  6. Never hold OE# low and WE# low at the same timing.

Table 3. Command Definitions<sup>(10)</sup>

	Bus Cycles		Fi	rst Bus Cyc	ele	Sec	ond Bus Cy	cle
Command	Req'd.	Notes	Oper <sup>(1)</sup>	Addr <sup>(2)</sup>	Data <sup>(3)</sup>	Oper <sup>(1)</sup>	Addr <sup>(2)</sup>	Data <sup>(3)</sup>
Read Array/Reset	1		Write	X	FFH			
Read Identifier Codes	≥2	4	Write	X	90H	Read	IA	ID
Read Status Register	2		Write	X	70H	Read	X	SRD
Clear Status Register	1		Write	X	50H			
Block Erase	2	5	Write	X	20H	Write	BA	D0H
Full Chip Erase	2	5	Write	X	30H	Write	X	D0H
Word Write	2	5,6	Write	X	40H or 10H	Write	WA	WD
Block Erase and Word Write Suspend	1	5	Write	X	ВОН			
Block Erase and Word Write Resume	1	5	Write	X	D0H			
Set Block Lock-Bit	2	8	Write	X	60H	Write	BA	01H
Clear Block Lock-Bits	2	7,8	Write	X	60H	Write	X	D0H
Set Permanent Lock-Bit	2	9	Write	X	60H	Write	X	F1H

#### NOTES:

- 1. BUS operations are defined in Table 2.
- 2. X=Any valid address within the device.

IA=Identifier Code Address: see Figure 4.

BA=Address within the block being erased.

WA=Address of memory location to be written.

- 3. SRD=Data read from status register. See Table 6 for a description of the status register bits. WD=Data to be written at location WA. Data is latched on the rising edge of WE# or CE# (whichever goes high first). ID=Data read from identifier codes.
- 4. Following the Read Identifier Codes command, read operations access manufacturer, device, block lock configuration and permanent lock configuration codes. See Section 4.2 for read identifier code data.
- 5. Block erase, full chip erase or word write cannot be executed when the selected block is locked.
- 6. Either 40H or 10H are recognized by the WSM as the word write setup.
- 7. The clear block lock-bits operation simultaneously clears all block lock-bits.
- 8. If the permanent lock-bit is set, Set Block Lock-Bit and Clear Block Lock-Bits commands can not be done.
- 9. Once the permanent lock-bit is set, permanent lock-bit reset is unable.
- 10. Commands other than those shown above are reserved by SHARP for future device implementations and should not be used.

## 4.1 Read Array Command

Upon initial device power-up, the device defaults to read array mode. This operation is also initiated by writing the Read Array command. The device remains enabled for reads until another command is written. Once the internal WSM has started a block erase, full chip erase, word write or lock-bit configuration the device will not recognize the Read Array command until the WSM completes its operation unless the WSM is suspended via an Erase Suspend or Word Write Suspend command.

#### 4.2 Read Identifier Codes Command

The identifier code operation is initiated by writing the Read Identifier Codes command. Following the command write, read cycles from addresses shown in Figure 4 retrieve the manufacturer, device, block lock configuration and permanent lock configuration codes (see Table 4 for identifier code values). To terminate the operation, write another valid command. Following the Read Identifier Codes command, the following information can be read:

Table 4. Identifier Codes

Code	Address [A <sub>19</sub> -A <sub>0</sub> ]	Data [DQ <sub>15</sub> -DQ <sub>0</sub> ]
Manufacture Code	00000H	00B0H
Device Code	00001H	00E8H
Block Lock Configuration	BA <sup>(1)</sup> +2	
•Block is Unlocked		$DQ_0 = 0$
•Block is Locked		DQ <sub>0</sub> =1
•Reserved for Future Use		DQ <sub>1-15</sub>
Permanent Lock Configuration	00003H	
•Device is Unlocked		$DQ_0 = 0$
•Device is Locked		DQ <sub>0</sub> =1
•Reserved for Future Use		DQ <sub>1-15</sub>

#### NOTE:

 BA selects the specific block lock configuration code to be read. See Figure 4 for the device identifier code memory map.

## 4.3 Read Status Register Command

The status register may be read to determine when a block erase, full chip erase, word write or lock-bit configuration is complete and whether the operation completed successfully. It may be read at any time by writing the Read Status Register command. After writing this command, all subsequent read operations output data from the status register until another valid command is written. The status register contents are latched on the falling edge of OE# or CE#, whichever occurs. OE# or CE# must toggle to  $V_{IH}$  before further reads to update the status register latch.

## 4.4 Clear Status Register Command

Status register bits SR.5, SR.4 or SR.1 are set to "1"s by the WSM and can only be reset by the Clear Status Register command. These bits indicate various failure conditions (see Table 6). By allowing system software to reset these bits, several operations (such as cumulatively erasing multiple blocks or writing several words in sequence) may be performed. The status register may be polled to determine if an error occurred during the sequence.

To clear the status register, the Clear Status Register command (50H) is written. This command is not functional during block erase or word write suspend modes.

#### 4.5 Block Erase Command

Erase is executed one block at a time and initiated by a two-cycle command. A block erase setup is first written, followed by an block erase confirm. This command sequence requires appropriate sequencing and an address within the block to be erased (erase changes all block data to FFFFH). Block preconditioning, erase, and verify are handled internally by the WSM (invisible to the system). After the two-cycle block erase sequence is written, the device automatically outputs status register data when read (see Figure 5). The CPU can detect block erase completion by analyzing the status register bit SR.7.

When the block erase is complete, status register bit SR.5 should be checked. If a block erase error is detected, the status register should be cleared before system software attempts corrective actions. The CUI remains in read status register mode until a new command is issued.

This two-step command sequence of set-up followed by execution ensures that block contents are not accidentally erased. An invalid Block Erase command sequence will result in both status register bits SR.4 and SR.5 being set to "1". Also, reliable block erasure can only occur when  $V_{CC}$ =3.0V-3.6V. In the absence of this voltage, block contents are protected against erasure. Successful block erase requires the corresponding block lock-bit be cleared. If block erase is attempted when the excepting above conditions, SR.1 and SR.5 will be set to "1".

## 4.6 Full Chip Erase Command

This command followed by a confirm command erases all of the unlocked blocks. A full chip erase setup (30H) is first written, followed by a full chip erase confirm (D0H). After a confirm command is written, device erases the all unlocked blocks block by block. This command sequence requires appropriate sequencing. Block preconditioning, erase and verify are handled internally by the WSM (invisible to the system). After the two-cycle full chip erase sequence is written, the device automatically outputs status register data when read (see Figure 6). The CPU can detect full chip erase completion by analyzing the status register bit SR.7.

When the full chip erase is complete, status register bit SR.5 should be checked. If erase error is detected, the

status register should be cleared before system software attempts corrective actions. The CUI remains in read status register mode until a new command is issued. If error is detected on a block during full chip erase operation, WSM stops erasing. Full chip erase operation start from lower address block, finish the higher address block. Full chip erase can not be suspended.

This two-step command sequence of set-up followed by execution ensures that block contents are not accidentally erased. An invalid Full Chip Erase command sequence will result in both status register bits SR.4 and SR.5 being set to "1". Also, reliable full chip erasure can only occur when  $V_{\rm CC}$ =3.0V-3.6V. In the absence of this voltage, block contents are protected against erasure. Successful full chip erase requires the corresponding block lock-bit be cleared. If all blocks are locked, SR.1 and SR.5 will be set to "1".

#### 4.7 Word Write Command

Word write is executed by a two-cycle command sequence. Word write setup (standard 40H or alternate 10H) is written, followed by a second write that specifies the address and data (latched on the rising edge of WE#). The WSM then takes over, controlling the word write and write verify algorithms internally. After the word write sequence is written, the device automatically outputs status register data when read (see Figure 7). The CPU can detect the completion of the word write event by analyzing the status register bit SR.7.

When word write is complete, status register bit SR.4 should be checked. If word write error is detected, the status register should be cleared. The internal WSM verify only detects errors for "1"s that do not successfully write to "0"s. The CUI remains in read status register mode until it receives another command.

Reliable word writes can only occur when  $V_{CC}$ =3.0V-3.6V. In the absence of this voltage, memory contents are protected against word writes. Successful word write requires the corresponding block lock-bit be cleared. If word write is attempted when the excepting above conditions, SR.1 and SR.4 will be set to "1".

#### 4.8 Block Erase Suspend Command

The Block Erase Suspend command allows block-erase interruption to read or word write data in another block of memory. Once the block erase process starts, writing the Block Erase Suspend command requests that the WSM suspend the block erase sequence at a predetermined point in the algorithm. The device outputs status register data when read after the Block Erase Suspend command is written. Polling status register bits SR.7 and SR.6 can determine when the block erase operation has been suspended (both will be set to "1"). Specification t<sub>WHR12</sub> defines the block erase suspend latency.

When Block Erase Suspend command write to the CUI, if block erase was finished, the device places read array mode. Therefore, after Block Erase Suspend command write to the CUI, Read Status Register command (70H) has to write to CUI, then status register bit SR.6 should be checked for places the device in suspend mode.

At this point, a Read Array command can be written to read data from blocks other than that which is suspended. A Word Write command sequence can also be issued during erase suspend to program data in other blocks. Using the Word Write Suspend command (see Section 4.9), a word write operation can also be suspended. During a word write operation with block erase suspended, status register bit SR.7 will return to "0". However, SR.6 will remain "1" to indicate block erase suspend status.

The only other valid commands while block erase is suspended are Read Status Register and Block Erase Resume. After a Block Erase Resume command is written to the flash memory, the WSM will continue the block erase process. Status register bits SR.6 and SR.7 will automatically clear. After the Erase Resume command is written, the device automatically outputs status register data when read (see Figure 8). Block erase cannot resume until word write operations initiated during block erase suspend have completed.

If the period of from Block Erase Resume command write to the CUI till Block Erase Suspend command write to the CUI be short and done again and again, erase time be prolonged.

#### 4.9 Word Write Suspend Command

The Word Write Suspend command allows word write interruption to read data in other flash memory locations. Once the word write process starts, writing the Word Write Suspend command requests that the WSM suspend the Word write sequence at a predetermined point in the algorithm. The device continues to output status register data when read after the Word Write Suspend command is written. Polling status register bits SR.7 and SR.2 can determine when the word write operation has been suspended (both will be set to "1"). Specification t<sub>WHR11</sub> defines the word write suspend latency.

When Word Write Suspend command write to the CUI, if word write was finished, the device places read array mode. Therefore, after Word Write Suspend command write to the CUI, Read Status Register command (70H) has to write to CUI, then status register bit SR.2 should be checked for places the device in suspend mode.

At this point, a Read Array command can be written to read data from locations other than that which is suspended. The only other valid commands while word write is suspended are Read Status Register and Word Write Resume. After Word Write Resume command is written to the flash memory, the WSM will continue the word write process. Status register bits SR.2 and SR.7 will automatically clear. After the Word Write Resume command is written, the device automatically outputs status register data when read (see Figure 9).

IIf the time between writing the Word Write Resume command and writing the Word Write Suspend command is short and both commands are written repeatedly, a longer time is required than standard word write until the completion of the operation.

## 4.10 Set Block and Permanent Lock-Bit Commands

A flexible block locking and unlocking scheme is enabled via a combination of block lock-bits and a permanent lock-bit. The block lock-bits gates program and erase operations while the permanent lock-bit gates block-lock bit modification. With the permanent lock-bit not set, individual block lock-bits can be set using the Set Block Lock-Bit command. The Set Permanent Lock-Bit command, sets the permanent lock-bit. After the permanent lock-bit is set, block lock-bits and locked block contents cannot altered. See Table 5 for a summary of software write protection options.

Set block lock-bit and permanent lock-bit are executed by a two-cycle command sequence. The set block or permanent lock-bit setup along with appropriate block or device address is written followed by either the set block lock-bit confirm (and an address within the block to be locked) or the set permanent lock-bit confirm (and any device address). The WSM then controls the set lock-bit algorithm. After the sequence is written, the device automatically outputs status register data when read (see Figure 10). The CPU can detect the completion of the set lock-bit event by analyzing the status register bit SR.7.

When the set lock-bit operation is complete, status register bit SR.4 should be checked. If an error is detected, the status register should be cleared. The CUI will remain in read status register mode until a new command is issued.

This two-step sequence of set-up followed by execution ensures that lock-bits are not accidentally set. An invalid Set Block or Permanent Lock-Bit command will result in status register bits SR.4 and SR.5 being set to "1". Also, reliable operations occur only when  $V_{CC}$ =3.0V-3.6V. In the absence of this voltage, lock-bit contents are protected against alteration.

A successful set block lock-bit operation requires that the permanent lock-bit be cleared. If it is attempted with the permanent lock-bit set, SR.1 and SR.4 will be set to "1" and the operation will fail.

#### 4.11 Clear Block Lock-Bits Command

All set block lock-bits are cleared in parallel via the Clear Block Lock-Bits command. With the permanent lock-bit not set, block lock-bits can be cleared using only the Clear Block Lock-Bits command. If the permanent lock-bit is set, block lock-bits cannot cleared. See Table 5 for a summary of software write protection options.

Clear block lock-bits operation is executed by a two-cycle command sequence. A clear block lock-bits setup is first written. After the command is written, the device automatically outputs status register data when read (see Figure 11). The CPU can detect completion of the clear block lock-bits event by analyzing the status register bit SR 7

When the operation is complete, status register bit SR.5 should be checked. If a clear block lock-bit error is detected, the status register should be cleared. The CUI will remain in read status register mode until another command is issued.

This two-step sequence of set-up followed by execution ensures that block lock-bits are not accidentally cleared. An invalid Clear Block Lock-Bits command sequence will result in status register bits SR.4 and SR.5 being set to "1". Also, a reliable clear block lock-bits operation can only occur when  $V_{CC}$ =3.0V-3.6V. In the absence of this voltage, the block lock-bits content are protected against alteration. A successful clear block lock-bits operation requires that the permanent lock-bit is not set. If it is attempted with the permanent lock-bit set, SR.1 and SR.5 will be set to "1" and the operation will fail.

If a clear block lock-bits operation is aborted due to  $V_{\rm CC}$  transitioning out of valid range, block lock-bit values are left in an undetermined state. A repeat of clear block lock-bits is required to initialize block lock-bit contents to known values. Once the permanent lock-bit is set, it cannot be cleared.

Table 5.	Write	Protection	Alternatives
----------	-------	------------	--------------

Operation	Permanent Lock-Bit	Block Lock-bit	Effect
Block Erase or	X	0	Block Erase and Word Write Enabled.
Word Write		1	Block Erase and Word Write Disabled.
Full Chip Erase	X	X	All Unlocked Blocks are Erased, Locked Blocks are NOT Erased.
Set Block Lock-Bit	0	X	Set Block Lock-Bit Enabled.
	1	X	Set Block Lock-Bit Disabled.
Clear Block	0	X	Clear Block Lock-Bits Enabled.
Lock-Bits	1	X	Clear Block Lock-Bits Disabled.
Set Permanent Lock-Bit	X	X	Set Permanent Lock-Bit Enabled.

Table 6. Status Register Definition

WSMS	BESS	ECBLBS	WWSLBS	R	WWSS	DPS	R
7	6	5	4	3	2	1	0

## NOTES:

#### SR.7 = WRITE STATE MACHINE STATUS (WSMS)

- 1 = Ready
- 0 = Busy

#### SR.6 = BLOCK ERASE SUSPEND STATUS (BESS)

- 1 = Block Erase Suspended
- 0 = Block Erase in Progress/Completed

## SR.5 = ERASE AND CLEAR BLOCK LOCK-BITS STATUS (ECBLBS)

- 1 = Error in Block Erase, Full Chip Erase or Clear Block Lock-Bits
- 0 = Successful Block Erase, Full Chip Erase or Clear Block Lock-Bits

## SR.4 = WORD WRITE AND SET LOCK-BIT STATUS (WWSLBS)

- 1 = Error in Word Write or Set Block/Permanent Lock-Bit
- 0 = Successful Word Write or Set Block/Permanent Lock-Bit

### SR.3 = RESERVED FOR FUTURE ENHANCEMENTS (R)

#### SR.2 = WORD WRITE SUSPEND STATUS (WWSS)

- 1 = Word Write Suspended
- 0 = Word Write in Progress/Completed

#### SR.1 = DEVICE PROTECT STATUS (DPS)

- 1 = Block Lock-Bit and/or Permanent Lock-Bit Lock Detected, Operation Abort
- 0 = Unlock

#### SR.0 = RESERVED FOR FUTURE ENHANCEMENTS (R)

Check SR.7 to determine block erase, full chip erase, word write or lock-bit configuration completion. SR.6-0 are invalid while SR.7="0".

If both SR.5 and SR.4 are "1"s after a block erase, full chip erase or lock-bit configuration attempt, an improper command sequence was entered.

SR.3 is reserved for future use and should be masked out when polling the status register.

SR.1 does not provide a continuous indication of permanent and block lock-bit values. The WSM interrogates the permanent lock-bit and block lock-bit only after Block Erase, Full Chip Erase, Word Write or Lock-Bit Configuration command sequences. It informs the system, depending on the attempted operation, if the block lock-bit is set and/or permanent lock-bit is set. Reading the block lock and permanent lock configuration codes after writing the Read Identifier Codes command indicates permanent and block lock-bit status.

SR.0 is reserved for future use and should be masked out when polling the status register.




Figure 5. Automated Block Erase Flowchart




Figure 6. Automated Full Chip Erase Flowchart




Figure 7. Automated Word Write Flowchart




Figure 8. Block Erase Suspend/Resume Flowchart





Figure 9. Word Write Suspend/Resume Flowchart




Bus Operation	Command	Comments
Write	Read Status Register	Data=70H Addr=X
Read		Status Register Data
Standby		Check SR.7 1=WSM Ready 0=WSM Busy
Write	Set Block/Permanent Lock-Bit Setup	Data=60H Addr=X
Write	Set Block or Permanent Lock-Bit Confirm	Data=01H(Block), F1H(Permanent) Addr=Block Address(Block), Device Address(Permanent)
Read		Status Register Data
Standby		Check SR.7 1=WSM Ready 0=WSM Busy

Repeat for subsequent lock-bit set operations.

Full status check can be done after each lock-bit set operation or after a sequence of lock-bit set operations.

Write FFH after the last lock-bit set operation to place device in read array mode.

#### FULL STATUS CHECK PROCEDURE



Bus Operation	Command	Comments
Standby		Check SR.1 1=Device Protect Detect Permanent Lock-Bit is Set (Set Block Lock-Bit Operation)
Standby		Check SR.4,5 Both 1=Command Sequence Error
Standby		Check SR.4 1=Set Lock-Bit Error

SR.5, SR.4 and SR.1 are only cleared by the Clear Status Register command in cases where multiple lock-bits are set before full status is checked.

If error is detected, clear the Status Register before attempting retry or other error recovery.

Figure 10. Set Block and Permanent Lock-Bit Flowchart




Figure 11. Clear Block Lock-Bits Flowchart

Successful

#### 5 DESIGN CONSIDERATIONS

## 5.1 Two-Line Output Control

The device will often be used in large memory arrays. SHARP provides two control inputs to accommodate multiple memory connections. Two-line control provides for:

- a. Lowest possible memory power dissipation.
- Complete assurance that data bus contention will not occur.

To use these control inputs efficiently, an address decoder should enable CE# while OE# should be connected to all memory devices and the system's READ# control line. This assures that only selected memory devices have active outputs while deselected memory devices are in standby mode.

## 5.2 Power Supply Decoupling

Flash memory power switching characteristics require careful device decoupling. System designers are interested in three supply current issues; standby current levels, active current levels and transient peaks produced by falling and rising edges of CE# and OE#. Transient current magnitudes depend on the device outputs' capacitive and inductive loading. Two-line control and proper decoupling capacitor selection will suppress transient voltage peaks. Each device should have a  $0.1\mu F$  ceramic capacitor connected between its V<sub>CC</sub> and GND. These highfrequency, low inductance capacitors should be placed as close as possible to package leads. Additionally, for every eight devices, a 4.7µF electrolytic capacitor should be placed at the array's power supply connection between V<sub>CC</sub> and GND. The bulk capacitor will overcome voltage slumps caused by PC board trace inductance.

## 5.3 V<sub>CC</sub> Transitions

Block erase, full chip erase, word write and lock-bit configuration are not guaranteed if  $V_{CC}$  falls outside of a valid 3.0V-3.6V range. If  $V_{CC}$  transitions below  $V_{LKO}$  during block erase, full chip erase, word write or lock-bit configuration, the operation will abort. The aborted operation may leave data partially altered. Therefore, the command sequence must be repeated after normal operation is restored. Device power-off clear the status register.

The CUI latches commands issued by system software and is not altered by CE# transitions or WSM actions. Its state is read array mode upon power-up or after  $V_{CC}$  transitions below  $V_{LKO}$ .

## 5.4 Power-Up/Down Protection

The device is designed to offer protection against accidental block erase, full chip erase, word write or lock-bit configuration during power transitions. Internal circuitry resets the CUI to read array mode at power-up.

A system designer must guard against spurious writes for  $V_{CC}$  voltages above  $V_{LKO}$ . Since both WE# and CE# must be low for a command write, driving either to  $V_{IH}$  will inhibit writes. The CUI's two-step command sequence architecture provides added level of protection against data alteration.

In-system block lock and unlock capability prevents inadvertent data alteration.

## 5.5 Power Dissipation

When designing portable systems, designers must consider battery power consumption not only during device operation, but also for data retention during system idle time. Flash memory's nonvolatility increases usable battery life because data is retained when system power is removed.

#### 5.6 Data Protection Method

Noises having a level exceeding the limit specified in the specification may be generated under specific operating conditions on some systems. Such noises, when induced onto WE# signal or power supply, may be interpreted as false commands, causing undesired memory updating. To protect the data stored in the flash memory against unwanted overwriting, systems operating with the flash memory should have the following write protect designs, as appropriate:

#### 1) Protecting data in specific block

When a lock bit is set, the corresponding block (includes the 2 boot blocks) is protected against overwriting. By using this feature, the flash memory space can be divided into the program section (locked section) and data section (unlocked section). The permanent lock bit can be used to prevent false block bit setting. For further information on setting/resetting lock-bit, refer to the specification. (See chapter 4.10 and 4.11.)

#### **6 ELECTRICAL SPECIFICATIONS**

#### 6.1 Absolute Maximum Ratings\*

Operating Temperature
During Read, Block Erase,
Full Chip Erase, Word Write
and Lock-Bit Configuration ......0°C to +85°C<sup>(1)</sup>

Storage Temperature

During under Bias .....-10°C to +85°C During non Bias ....-65°C to +125°C

Voltage On Any Pin

(except  $V_{CC}$ ) ......-0.5V to  $V_{CC}$ +0.5V<sup>(2)</sup>

V<sub>CC</sub> Supply Voltage.....--0.2V to +4.6V<sup>(2)</sup>

Output Short Circuit Current......100mA<sup>(3)</sup>

\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

#### NOTES:

- 1. Operating temperature is for extended temperature product defined by this specification.
- 2. All specified voltages are with respect to GND. Minimum DC voltage is -0.5V on input/output pins and -0.2V on  $V_{\rm CC}$  pin. During transitions, this level may undershoot to -2.0V for periods <20ns. Maximum DC voltage on input/output pins are  $V_{\rm CC}$ +0.5V which, during transitions, may overshoot to  $V_{\rm CC}$ +2.0V for periods <20ns.
- 3. Output shorted for no more than one second. No more than one output shorted at a time.

## 6.2 Operating Conditions

Temperature and V<sub>CC</sub> Operating Conditions

Symbol	Parameter	Min.	Max.	Unit	Test Condition
$T_A$	Operating Temperature	0	+85	°C	Ambient Temperature
V <sub>CC</sub>	V <sub>CC</sub> Supply Voltage (3.0V-3.6V)	3.0	3.6	V	

## 6.2.1 CAPACITANCE<sup>(1)</sup>

 $T_A = +25$ °C, f = 1MHz

Symbol	Parameter	Тур.	Max.	Unit	Condition
$C_{IN}$	Input Capacitance	7	10	pF	$V_{IN}=0.0V$
C <sub>OUT</sub>	Output Capacitance	9	12	pF	V <sub>OUT</sub> =0.0V

#### NOTE:

1. Sampled, not 100% tested.

## 6.2.2 AC INPUT/OUTPUT TEST CONDITIONS




Figure 12. Transient Input/Output Reference Waveform for  $V_{CC}$ =3.0V-3.6V




Figure 13. Transient Equivalent Testing Load Circuit

Test Configuration Capacitance Loading Value

Test Configuration	C <sub>L</sub> (pF)
V <sub>CC</sub> =3.0V-3.6V	30

## 6.2.3 DC CHARACTERISTICS

## DC Characteristics

			V <sub>CC</sub> =3.0-3.6			Test	
Sym.	Parameter	Notes	Min.	Тур.	Max.	Unit	Conditions
I <sub>LI</sub>	Input Load Current	1			±0.5	μΑ	V <sub>CC</sub> =V <sub>CC</sub> Max. V <sub>IN</sub> =V <sub>CC</sub> or GND
$I_{LO}$	Output Leakage Current	1			±0.5	μΑ	V <sub>CC</sub> =V <sub>CC</sub> Max. V <sub>OUT</sub> =V <sub>CC</sub> or GND
I <sub>CCS</sub>	V <sub>CC</sub> Standby Current	1		6	30	μΑ	V <sub>CC</sub> =V <sub>CC</sub> Max. CE#=V <sub>CC</sub> ±0.2V
I <sub>CCAS</sub>	V <sub>CC</sub> Auto Power-Save Current	1,3		6	30	μΑ	V <sub>CC</sub> =V <sub>CC</sub> Max. CE#=GND±0.2V
I <sub>CCR</sub>	V <sub>CC</sub> Read Current	1		15	25	mA	V <sub>CC</sub> =V <sub>CC</sub> Max., CE#=GND f=5MHz, I <sub>OUT</sub> =0mA
$I_{CCW}$	V <sub>CC</sub> Word Write or Set Lock-Bit Current	1,4		17	60	mA	
I <sub>CCE</sub>	V <sub>CC</sub> Block Erase, Full Chip Erase or Clear Block Lock-Bits Current	1,4		12	45	mA	
I <sub>CCWS</sub> I <sub>CCES</sub>	V <sub>CC</sub> Word Write or Block Erase Suspend Current	1,2		1	6	mA	CE#=V <sub>IH</sub>
$V_{IL}$	Input Low Voltage	4	-0.5		0.8	V	
V <sub>IH</sub>	Input High Voltage	4	2.0		V <sub>CC</sub> +0.5	V	
V <sub>OL</sub>	Output Low Voltage	4			0.4	V	V <sub>CC</sub> =V <sub>CC</sub> Min. I <sub>OL</sub> =2.0mA
V <sub>OH</sub>	Output High Voltage	4	V <sub>CC</sub> -0.4			V	$V_{CC}=V_{CC}$ Min. $I_{OH}=-100\mu A$
V <sub>LKO</sub>	V <sub>CC</sub> Lockout Voltage		2.0			V	

- All currents are in RMS unless otherwise noted. Typical values at nominal V<sub>CC</sub> voltage and T<sub>A</sub>=+25°C.
   I<sub>CCWS</sub> and I<sub>CCES</sub> are specified with the device de-selected. If read or word written while in erase suspend mode, the device's current draw is the sum of I<sub>CCWS</sub> or I<sub>CCES</sub> and I<sub>CCR</sub> or I<sub>CCW</sub>, respectively.
   The Automatic Power Savings (APS) feature is placed automatically power save mode that addresses not switching more
- than 300ns while read mode.
- 4. Sampled, not 100% tested.

## 6.2.4 AC CHARACTERISTICS - READ-ONLY OPERATIONS(1)

 $V_{CC}$ =3.0V-3.6V,  $T_{A}$ =0°C to +85°C

Sym.	Parameter	Notes	Min.	Max.	Unit
t <sub>AVAV</sub>	Read Cycle Time		80		ns
t <sub>AVQV</sub>	Address to Output Delay			80	ns
t <sub>ELQV</sub>	CTI II C			80	ns
$t_{GLQV}$	OE# to Output Delay	2		35	ns
t <sub>ELQX</sub>	CE# to Output in Low Z	3	0		ns
t <sub>EHQZ</sub>	CDUANT 1 CONTRACTOR AND			40	ns
$t_{GLQX}$	OE# to Output in Low Z	3	0		ns
$t_{GHQZ}$	OE# High to Output in High Z	3		15	ns
t <sub>OH</sub>	Output Hold from Address, CE# or OE# Change, Whichever Occurs First	3	0		ns

- 1. See AC Input/Output Reference Waveform for maximum allowable input slew rate.
- 2. OE# may be delayed up to  $t_{ELOV}$ - $t_{GLOV}$  after the falling edge of CE# without impact on  $t_{ELOV}$ .
- 3. Sampled, not 100% tested.




Figure 14. AC Waveform for Read Operations


## 6.2.5 AC CHARACTERISTICS - WRITE OPERATIONS(1)

 $V_{CC} = 3.0V - 3.6V$ ,  $T_A = 0^{\circ}C$  to  $+85^{\circ}C$ 

Sym.	Parameter	Notes	Min.	Max.	Unit
t <sub>AVAV</sub>	Write Cycle Time		90		ns
$t_{\rm ELWL}$	CE# Setup to WE# Going Low		10		ns
$t_{WLWH}$	WE# Pulse Width		50		ns
t <sub>AVWH</sub>	Address Setup to WE# Going High	2	50		ns
$t_{DVWH}$	Data Setup to WE# Going High	2	50		ns
$t_{WHDX}$	Data Hold from WE# High		0		ns
$t_{WHAX}$	Address Hold from WE# High		0		ns
t <sub>WHEH</sub>	GT   1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		10		ns
$t_{WHWL}$	WE# Pulse Width High		30		ns
t <sub>WHR0</sub>	WE# High to SR.7 Going "0"			100	ns
t <sub>WHGL</sub>	Write Recovery before Read		0		ns

#### NOTES:

- 1. Read timing characteristics during block erase, full chip erase, word write and lock-bit configuration operations are the same as during read-only operations. Refer to AC Characteristics for read-only operations.
- 2. Refer to Table 3 for valid  $A_{IN}$  and  $D_{IN}$  for block erase, full chip erase, word write or lock-bit configuration.



- 1.  $V_{CC}$  power-up and standby.
- 2. Write each setup command.
- 3. Write each confirm command or valid address and data.
- 4. Automated erase or program delay.
- 5. Read status register data.
- 6. Write Read Array command.

Figure 15. AC Waveform for WE#-Controlled Write Operations


## 6.2.6 ALTERNATIVE CE#-CONTROLLED WRITES(1)

 $V_{CC} = 3.0V - 3.6V$ ,  $T_A = 0^{\circ}C$  to  $+85^{\circ}C$ 

Sym.	Parameter	Notes	Min.	Max.	Unit
t <sub>AVAV</sub>	Write Cycle Time		90		ns
t <sub>WLEL</sub>	WE# Setup to CE# Going Low		0		ns
t <sub>ELEH</sub>	CE# Pulse Width		65		ns
t <sub>AVEH</sub>	Address Setup to CE# Going High	2	50		ns
t <sub>DVEH</sub>	Data Setup to CE# Going High	2	50		ns
$t_{EHDX}$	Data Hold from CE# High		0		ns
$t_{EHAX}$	Address Hold from CE# High		0		ns
t <sub>EHWH</sub>	WE# Hold from CE# High		0		ns
t <sub>EHEL</sub>	CE# Pulse Width High		25		ns
t <sub>EHR0</sub>	CE# High to SR.7 Going "0"			100	ns
t <sub>EHGL</sub>	Write Recovery before Read		0		ns

### NOTES:

- 1. In systems where CE# defines the write pulse width (within a longer WE# timing waveform), all setup, hold, and inactive WE# times should be measured relative to the CE# waveform.
- 3. Refer to Table 3 for valid  $A_{IN}$  and  $D_{IN}$  for block erase, full chip erase, word write or lock-bit configuration.



- 1.  $V_{CC}$  power-up and standby.
- 2. Write each setup command.
- 3. Write each confirm command or valid address and data.
- 4. Automated erase or program delay.
- 5. Read status register data.
- 6. Write Read Array command.

Figure 16. AC Waveform for CE#-Controlled Write Operations

## 6.2.7 BLOCK ERASE, FULL CHIP ERASE, WORD WRITE AND LOCK-BIT CONFIGURATION PERFORMANCE<sup>(3)</sup>

 $V_{CC}=3.0V-3.6V, T_A=0^{\circ}C \text{ to } +85^{\circ}C$ 

Sym.	Para	ameter	Notes	Typ.(1)	Max.	Unit
t <sub>WHQV1</sub>	Word Write Time	32K word Block	2	33	200	μs
t <sub>EHQV1</sub>		4K word Block	2	36	200	μs
	Block Write Time	32K word Block	2	1.1	4	S
		4K word Block	2	0.15	0.5	S
t <sub>WHQV2</sub>	Block Erase Time	32K word Block	2	1.2	6	S
t <sub>EHQV2</sub>		4K word Block	2	0.6	5	S
	Full Chip Erase Time		2	42	210	S
t <sub>WHQV3</sub>	Set Lock-Bit Time	Set Lock-Bit Time		56	200	μs
t <sub>WHQV4</sub>	Clear Block Lock-Bits Time		2	1	5	S
t <sub>WHRZ11</sub>	Word Write Suspend Latency Time to Read		4	6	15	μs
t <sub>WHRZ12</sub> t <sub>EHRZ12</sub>	Block Erase Suspend La	Block Erase Suspend Latency Time to Read			30	μs

- 2. Excludes system-level overhead.
- 3. Sampled but not 100% tested.
- 4. A latency time is required from issuing suspend command(WE# or CE# going high) until SR.7 going "1".


<sup>1.</sup> Typical values measured at  $T_A$ =+25°C and  $V_{CC}$ =3.3V. Assumes corresponding lock-bits are not set. Subject to change based on device characterization.

ADDITIONAL INFORMATION
1 Block Erase Suspend and Resume command
If the time between writing the Block Erase Resume command and writing the Block Erase Suspend command is shorter than 15ms and both commands are written repeatedly, a longer time is required than standard block erase until the completion of the operation.

#### A-1 RECOMMENDED OPERATING CONDITIONS

## A-1.1 At Device Power-Up

AC timing illustrated in Figure A-1 is recommended for the supply voltages and the control signals at device power-up. If the timing in the figure is ignored, the device may not operate correctly.



<sup>\*1</sup> t<sub>5VPH</sub> for the device in 5V operations.

Figure A-1. AC Timing at Device Power-Up

For the AC specifications  $t_{VR}$ ,  $t_R$ ,  $t_F$  in the figure, refer to the next page. See the "ELECTRICAL SPECIFICATIONS" described in specifications for the supply voltage range, the operating temperature and the AC specifications not shown in the next page.

<sup>\*2</sup> To prevent the unwanted writes, system designers should consider the  $V_{CCW}$  ( $V_{PP}$ ) switch, which connects  $V_{CCW}$  ( $V_{PP}$ ) to GND during read operations and  $V_{CCWH1/2}$  ( $V_{PPH1/2}$ ) during write or erase operations. See the application note AP-007-SW-E for details.

## A-1.1.1 Rise and Fall Time

Symbol	Parameter		Min.	Max.	Unit
t <sub>VR</sub>	V <sub>CC</sub> Rise Time		0.5	30000	μs/V
t <sub>R</sub>	Input Signal Rise Time			1	μs/V
t <sub>F</sub>	Input Signal Fall Time			1	μs/V

- 1. Sampled, not 100% tested.
- 2. This specification is applied for not only the device power-up but also the normal operations.  $t_R(Max.)$  and  $t_F(Max.)$  for RP# (RST#) are  $50\mu$ s/V.

## A-1.2 Glitch Noises

Do not input the glitch noises which are below  $V_{IH}$  (Min.) or above  $V_{IL}$  (Max.) on address, data, reset, and control signals, as shown in Figure A-2 (b). The acceptable glitch noises are illustrated in Figure A-2 (a).




Figure A-2. Waveform for Glitch Noises

See the "DC CHARACTERISTICS" described in specifications for  $V_{IH}$  (Min.) and  $V_{IL}$  (Max.).

## A-2 RELATED DOCUMENT INFORMATION<sup>(1)</sup>

Document No.	Document Name
AP-001-SD-E	Flash Memory Family Software Drivers
AP-006-PT-E	Data Protection Method of SHARP Flash Memory
AP-007-SW-E	RP#, V <sub>PP</sub> Electric Potential Switching Circuit

<ul> <li>International customers should</li> </ul>	contact their	local SHARP	or distribution	sales office.
--	---------------	-------------	-----------------	---------------