


DC/DC power module ±12V/0.8A/10W

- SMD and through-hole versions with ultra low component height 8.0 mm (0.315 in.)
- 85% efficiency at full load
- 1,500 V dc isolation voltage
- Switching frequency synchronization
- MTTF >10 million hours at +50°C case temperature
- Low EMI



The MacroDens™ 10W PKF 4121A I series true component level on-board DC/DC power modules are intended as distributed power sources in decentralized –48 and –60V DC power systems. They are optimized for an operational ambient temperature range in compliance with present and future application needs, including non temperature controlled environments.

The mechanical design offers the choice of surface mount or through-hole versions, delivered in ready-to-use tubes, trays or tape & reel package, and compatibility with semi and fully aqueous cleaning processes.

For mechanical and other information please refer to the PKF series General information data sheet.

Absolute Maximum Ratings

Characteristics		min	max	Unit
T _C	Case temperature at full output power	-45	+100	°C
T _S	Storage temperature	-55	+125	°C
V _I	Continuous input voltage ¹⁾	-0.5	+80	Vdc
V _{ISO}	Isolation voltage (input to output test voltage)	1,500		Vdc
E _{tr}	Transient input energy		0.01	Ws
V _{RC}	Remote control voltage pin 11 ref. to pin 17	-5	+16	Vdc
V _{adj}	Output adjust voltage pin 8 ref. to pin 17	-5	+40	Vdc

Stress in excess of Absolute Maximum Ratings may cause permanent damage. Absolute Maximum Ratings, sometimes referred to as no destruction limits, are normally tested with one parameter at a time exceeding the limits of Output data or Electrical Characteristics. If exposed to stress above these limits, function and performance may degrade in an unspecified manner.

Input T_C < T_{Cmax} unless otherwise specified


Characteristics		Conditions	min	typ	max	Unit
V _I	Input voltage range ¹⁾²⁾		36		75	V
V _{Ioff}	Turn-off input voltage	See typical characteristics	30.0	33.5	35.0	V
V _{Ion}	Turn-on input voltage	See typical characteristics	32.0	34.5	36.0	V
C _I	Input capacitance			1.4		μF
P _{li}	Input idling power	I _O =0, T _C =-30...+95 °C	(V _I =53V) (V _I =66V)		460 370	mW
P _{RC}	Input stand-by power	T _C =-30...+95 °C, RC connected to pin 17	(V _I =53V) (V _I =66V)	35 57		mW

NOTES:

- The input voltage range 36...75 Vdc meets the European Telecom Standard prETS 300 132-2 Nominal input voltage range in 48 V and 60 Vdc power systems, -40.5...-57.0 V and -50.0...-72.0 V respectively. Absolute max continuous input voltage is 80 Vdc.
- The power modules will operate down to ≤35V, when V_I decreases, but will turn on at V_I ≤36V, when V_I increases (see also Operating information).

Connections

Pin	Designation	Function
1	Out 1	Output 1(+).
2	Rtn	Output return.
3	Out 2	Output 2(-).
4-6	NC	Not connected. Galvanically Isolated from input pins.
7	Sync	Synchronization input.
8	V _{adj}	Output voltage adjust.
9	NOR	Connection of Nominal Output voltage Resistor.
10	TOR	Turn-on/off input voltage adjust.
11	RC	Remote control and turn-on/off input voltage adjust.
12-16	NC	Not connected. Galvanically isolated from input pins.
17	-In	Negative input.
18	+In	Positive input.



Safety

The PKF 4121A I DC/DC power module is designed in accordance with EN 60 950, *Safety of information technology equipment including electrical business equipment*. The PKF power modules are recognized by UL and meet the applicable requirements in UL 1950 *Safety of information technology equipment*, the applicable Canadian safety requirements and UL 1012 *Standard for power supplies*.

The DC/DC power module shall be installed in an end-use equipment and considerations should be given to measuring the case temperature to comply with T_{Cmax} when in operation. Abnormal component tests are conducted with the input protected by an external 15 A fuse. The need for repeating these tests in the end-use appliance shall be considered if installed in a circuit having higher rated devices.

When the supply to the DC/DC power module meets all the requirements for SELV (<60Vdc), the output is considered to remain within SELV limits (level 3). The isolation is an operational insulation in accordance with EN 60 950.

The DC/DC power module is intended to be supplied by isolated secondary circuitry and shall be installed in compliance with the requirements of the ultimate application. If they are connected to a 60 V DC system reinforced insulation must be provided in the power supply that isolates the input from the mains. Single fault testing in the power supply must be performed in combination with the DC/DC power module to demonstrate that the output meets the requirement for SELV. One pole of the input and one pole of the output is to be grounded or both are to be kept floating. The terminal pins are only intended for connection to mating connectors of internal wiring inside the end-use equipment.

These DC/DC power modules may be used in telephone equipment in accordance with paragraph 34 A.1 of UL 1459 (Standard for Telephone Equipment, second edition).


The galvanic isolation is verified in an electric strength test. Test voltage (V_{ISO}) between input and output is 1,500 Vdc for 60 s. In production the test duration may be decreased to 1 s.

The capacitor between input and output has a value of 1 nF and the leakage current is less than 1 μ A @ 53 Vdc.


The case is designed in non-conductive epoxy. Its flammability rating meets UL 94V-0. The oxygen index is 34%.

Electrical Data

Fundamental circuit diagram, Single output



Transient input voltage



Output

$T_C = -30 \dots +95^\circ\text{C}$, $V_I = 36 \dots 75\text{ V}$ and pin 8 connected to pin 9. $I_{O1nom}=0.42\text{A}$ $I_{O2nom}=0.42\text{A}$

Characteristics		Conditions		Output 1			Output 2 ⁴⁾			Unit	
				min	typ	max	min	typ	max		
V_{O_i}	Output voltage initial setting and accuracy	$T_C = +25^\circ\text{C}$, $I_{O1} = I_{O2} = 0.3\text{A}$, $V_I = 53\text{V}$		11.82	12.0	12.18	11.82	12.0	12.18	V	
	Output adjust range ¹⁾			8.85		15.25	8.85		15.25		
V_O	Output voltage tolerance band	Long term drift included	$I_O = 0.1 \dots 1.0 \times I_{Omax}$	11.52		12.48	11.52		12.48	V	
	Idling voltage	$I_{O1} = I_{O2} = 0$		12.8			12.8			V	
	Line regulation	$I_{O1} = I_{O2} = 0.3\text{A}$		$V_I = 36 \dots 60\text{ V}$	-30			-30			mV
				$V_I = 50 \dots 75\text{ V}$	-60			-60			
Load regulation	$I_{O1} = I_{O2} = 0.1 \dots 1.0 \times I_{Onom}$		$V_I = 53\text{ V}$	-170			-170			mV	
t_{tr}	Load transient recovery time	$I_O = 0.1 \dots 1.0 \times I_{Onom}$, load step = 0.21A $I_{O2} = 0.3\text{A}$ $V_I = 53\text{ V}$		100			100			μs	
V_{tr}				+440			+440			mV	
	Load transient voltage			-560			-560			mV	
T_{coeff}	Temperature coefficient ²⁾	$I_O = I_{Onom}$, $T_C = +40 \dots +90^\circ\text{C}$		-3.1			-3.1			$\text{mV}/^\circ\text{C}$	
t_r	Ramp-up time	$I_O = 0.1 \dots 1.0 \times I_{Omax}$, $0.1 \dots 0.9 \times V_O$, $V_I = 53\text{V}$		2			2			ms	
t_s	Start-up time	$I_O = 0.1 \dots 1.0 \times I_{Omax}$, $V_I = 53\text{ V}$ From V_I connection to $V_O = 0.9 \times V_{O_i}$		5			5			ms	
I_O	Output current			0		0.8	0		0.8	A	
P_{Omax}	Max output power ²⁾	Calculated value		10						W	
I_{lim}	Current limiting threshold ³⁾	$T_C < T_{Cmax}$, $V_O = 10\text{ V}$		1.2			1.2			A	
I_{sc}	Short circuit current	$V_O = 0.2 \dots 0.5\text{ V}$, $T_C = +25^\circ\text{C}$		2			2			A	
V_{Oac}	Output ripple & noise	$I_O = 0.8\text{ A}$		20 Hz...5 MHz		25	100	25	100	mV_{p-p}	
				0.6 ...50 MHz		80		80		$\text{dB}\mu\text{V}$	
SVR	Supply voltage rejection (ac)	f = 100 Hz sine wave, $1V_{p-p}$, $V_I = 53\text{ V}$ (SVR = $20 \log(1 V_{p-p}/V_{O(p-p)})$)		55			55			dB	

1) See also Operating Information.

2) See Typical Characteristics.

3) I_{lim} on each output is set by the total load.


4) Output voltage on Output 2 is negative (-12).

Miscellaneous


Characteristics		Conditions		min	typ	max	Unit
η	Efficiency	$I_{O1} = I_{O2} = I_{Onom}$		$V_I = 53\text{ V}$	81	85	%
				$V_I = 66\text{ V}$	80	84	
P_d	Power dissipation			$V_I = 53\text{ V}$		2.5	W
				$V_I = 66\text{ V}$		2.5	

Typical Characteristics


Efficiency (typ) @ T_A = +25°C




Power derating




Cross regulation output 1 (+12V)




Cross regulation output 2 (-12V)



Temperature coefficient




Turn-on/turn-off input voltage



EMC Specifications

The PKF power module is mounted on a double sided Printed circuit Board (PB) with ground plane during EMC measurements. The fundamental switching frequency is 510 kHz $\pm 5\%$ @ $I_O = (0.1 \dots 1.0) \times I_{Omax}$.


Conducted EMI (input terminals)




PKF 4121A without filter

External Filter (class B)

Required external input filter in order to meet class B in EN 55022, CISPR 22 and FCC part 15J.





PKF 4121A with 51 µH common mode and 10 µH series inductor

Radiated EMS (Electro-Magnetic Fields)

Radiated EMS is measured according to test methods in IEC Standard publ. 801-3. No deviation outside the V_O tolerance band will occur under the following conditions:

Frequency range	Voltage level
0.01...200 MHz	3 V_{rms}/m
200...1,000 MHz	3 V_{rms}/m
1...12 GHz	10 V_{rms}/m

Conducted EMS

Electro Magnetic Susceptibility is measured by injection of electrical disturbances on the input terminals. No deviation outside the V_O tolerance band will occur under the following conditions:

Frequency range	Voltage level
30...300 MHz	1.0 V_{rms}

The signal is amplitude modulated with 1 kHz/80% and applied in both differential and common mode.

ESD

Electro Static Discharge is tested according to IEC publ. 801-2. No destruction will occur if the following voltage levels are applied to any of the terminal pins:

Test	Voltage level
Air discharge	±4 kV
Contact discharge	±2 kV

EFT

Electrical Fast Transients on the input terminals could affect the output voltage regulation causing functional errors on the Printed Board Assembly (PBA). The PKF power modules withstand EFT levels of 0.5 kV keeping V_O within the tolerance band and 2.0 kV without destruction. Tested according to IEC publ. 801-4.

Output Ripple & Noise (V_{Oac})

Output ripple is measured as the peak to peak voltage of the fundamental switching frequency.

Operating Information

Fuse Considerations

To prevent excessive current from flowing through the input supply line, in the case of a short-circuit across the converter input, an external fuse should be installed in the non-earthed input supply line. We recommend using a fuse rated at approximately 2 to 4 times the value calculated in the formula below:

$$I_{inmax} = \frac{P_{Omax}}{(\eta_{min} \times V_{Imin})}$$

Refer to the fuse manufacturer for further information.

Remote Control (RC)

Turn-on or turn-off can be realized by using the RC-pin. If pin 11 is connected to pin 17 the power module turns off. Normal operation is achieved if pin 11 is open (NC). To ensure safe turn-off the voltage difference between pin 11 and 17 shall be less than 1.0 V. RC is an open collector compatible output with a sink capacity of 1 mA (see fig. 1).




Figure 1

Turn-on/off Input Voltage

The power module monitors the input voltage and will turn on and turn off at predetermined levels set by means of external resistors.

To increase $V_{I_{on}}$ a resistor should be connected between pin 11 and 17 (see fig. 2).

The resistance is given by the following equation:

$$\text{For } V_1 > 34.5V, \\ R_{in,nom} = (2510 - V_1) / (V_1 - 34.5) \text{ k}\Omega$$

V_1 is the desired turn-on input voltage. The values are nominal and apply when the unadjusted module turns on at 34.5V.

To decrease $V_{I_{on}}$ a resistor should be connected between pin 10 and 11 (see fig. 3). The resistance is given by the following equation:

$$\text{For } 30.5 < V_1 < 34.5 \text{ V}, \\ R_{in,nom} = 55 \times (V_1 - 30.5) / (34.5 - V_1) \text{ k}\Omega$$

V_1 is the desired turn-on input voltage. The values are nominal and apply when the unadjusted module turns on at 34.5V.




Figure 2

Output Voltage Adjust (V_{adj})

Output voltage, V_O , can be adjusted by using an external resistor or other external circuitry. If other circuitry is used, the slew rate has to be limited to maximum 5 V/ms. If pins 8 and 9 are not connected together the output will decrease to a low value. To increase V_O a resistor should be connected between pin 8/9 and 17, and to decrease V_O a resistor should be connected between pin 8 and 9 (see fig. 3).

To increase output voltage:

$$R_{ou\text{nom}} = 4.3 \times (15.25 - V_O) / (V_O - V_I) \text{ k}\Omega$$

V_I is the initial output voltage when pin 8 and 9 are connected, V_O is the desired output voltage.

To decrease output voltage:

$$R_{od\text{nom}} = 16.5 \times (V_I - V_O) / (V_O - 8.85) \text{ k}\Omega$$

V_I is the initial output voltage when pin 8 and 9 are connected, V_O is the desired output voltage.




Figure 3

Current Limiting Protection (I_{lim})

The output power is limited at loads above the output current limiting threshold (I_{lim}), specified as a minimum value.

Capacitive Load

The PKF series has no maximum limit for capacitive load on the output. The power module may operate in current limiting mode during start-up, affecting the ramp-up and the start-up time. For optimum start performance we recommend maximum 100 $\mu\text{F/A}$ of I_O . Connect capacitors at the point of load for best performance.

Input and Output Impedance

Both the source impedance of the power feeding and the load impedance will interact with the impedance of the DC/DC power module.

It is most important to have the ratio between L and C as low as possible, i.e. a low characteristic impedance, both at the input and output, as the power modules have a low energy storage capability. Use an electrolytic capacitor across the input if the source inductance is higher than 10 μH . Their equivalent series resistance together with the capacitance acts as a lossless damping filter. Suitable capacitor values are in the range 10–100 μF .

Synchronization (Sync)

It is possible to synchronize the switching frequency to an external symmetrical clock signal. The input can be driven by an TTL-compatible output and referenced to the input pin 17.

Characteristics	min	typ	max	unit
High level	2.2		6.5	V
Threshold level ¹⁾	1.2	1.7	2.2	V
Low level	0		0.4	V
Sink current			1.5	mA
Sync. frequency	520		688	kHz

¹⁾ Rise time <10ns

Parallel Operation

Paralleling of several converters is easily accomplished by direct connection of the output voltage terminal pins. The load regulation characteristic is specifically designed for optimum paralleling performance. Load sharing between converters will be within $\pm 10\%$. It is recommended not to exceed $P_O = n \times 0.9 \times P_{O\text{max}}$, where $P_{O\text{max}}$ is the maximum converter output power and n the number of paralleled converters, to prevent overloading any of the converters and thereby decreasing the reliability performance.

Order Info

Version	Part No.
Surface mount	PKF 4121A SI
Through hole	PKF 4121A PI

Information given in this data sheet is believed to be accurate and reliable. No responsibility is assumed for the consequences of its use nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Ericsson Microelectronics. These products are sold only according to Ericsson Microelectronics' general conditions of sale, unless otherwise confirmed in writing. Specifications subject to change without notice.

Ericsson Microelectronics
SE-164 81 KISTA, Sweden
Phone: +46 8 757 5000
www.ericsson.com/microelectronics

For local sales contacts, please refer to our website
or call: Int. +46 8 757 4700, Fax: +46 8 757 4776

The latest and most complete information can be found on our website!

Data Sheet

EN/LZT 146 84 R1A
© Ericsson Microelectronics AB, May 2001